本文選題：高數(shù)據(jù)率　切入點：大容量　出處：《江蘇科技大學》2017年碩士論文　論文類型：學位論文

【摘要】：雷達信息記錄儀是現(xiàn)代雷達系統(tǒng)必不可少的輔助設備,它能夠?qū)崟r記錄下雷達工作時的綜合信息,通過其調(diào)閱回放功能可以對歷史數(shù)據(jù)進行重演,包括雷達視頻、點跡信息、航跡信息和故障狀態(tài)等等;通過對歷史記錄進行統(tǒng)計分析,進一步挖掘記錄數(shù)據(jù)隱含的信息。此外,雷達信息記錄儀的誕生,使雷達從簡單地搜索跟蹤目標設備升級成為既可以搜索跟蹤目標,還能對飛行器實驗數(shù)據(jù)進行采集的綜合性設備。本文首先對雷達信息記錄儀的國內(nèi)外研究現(xiàn)狀、未來發(fā)展前景和雷達信息記錄儀所涉及的重要技術(shù)的發(fā)展現(xiàn)狀進行了分析。其次在雷達信息記錄儀性能分析的理論基礎上提出了本課題所設計的雷達信息記錄儀的總體設計方案,闡述了其架構(gòu)及其工作原理,對數(shù)據(jù)從采集到存儲的流程進行了分析。然后依據(jù)接口轉(zhuǎn)換這一需求,設計了雷達接口轉(zhuǎn)換板,不僅解決了存儲設備光纖接口與雷達終端非光纖接口之間的匹配問題,同時增加了存儲設備的通用性。并在對信號采樣理論研究的基礎上設計了多通道模擬信號采集模塊,在對高速串行互連總線協(xié)議RapidIO進行研究的基礎上設計了光纖通信系統(tǒng)。然后針對RapidIO協(xié)議在傳輸大文件方面的不足提出了三種優(yōu)化方式:中斷方式、手動模式中使用EDMA(增強型直接內(nèi)存存取控制器)方式和同步模式中使用EDMA方法。在對固態(tài)硬盤優(yōu)缺點分析的基礎上設計了高速固態(tài)陣列模塊,突破了單塊固態(tài)硬盤在記錄帶寬和容量方面的限制。并設計了以高速陣列模塊為重要組成部分的多通道存儲單元和由多塊多通道存儲單元級聯(lián)而成的高速數(shù)據(jù)存儲設備,對雷達信息記錄儀的具體功能,如數(shù)據(jù)采集、回放等,從原理和實現(xiàn)方式上進行了闡述。最后研究分析了雷達信息記錄儀的軟件系統(tǒng)。闡述了記錄軟件、數(shù)據(jù)協(xié)同軟件和數(shù)據(jù)下載軟件等三大子系統(tǒng),并對各個子系統(tǒng)的實現(xiàn)原理、系統(tǒng)的軟件界面、界面上的各個功能模塊進行仔細分析。通過系統(tǒng)軟件對記錄的數(shù)據(jù)和回放的數(shù)據(jù)進行比較分析,驗證該雷達信息記錄儀系統(tǒng)實現(xiàn)了雷達回波數(shù)據(jù)存儲的功能,各項性能滿足設計需求。
[Abstract]:Radar information recorder is an indispensable auxiliary equipment in modern radar system. It can record the comprehensive information of radar working in real time, and repeat the historical data through its readback function, including radar video and spot trace information. Track information and fault state, etc.; through the statistical analysis of historical records, the hidden information of recorded data is further mined. In addition, the birth of radar information recorder, The radar has been upgraded from a simple searching and tracking device to a comprehensive equipment which can not only search and track the target, but also collect the experimental data of the aircraft. Firstly, the present research situation of the radar information recorder at home and abroad is discussed in this paper. The future development prospect and the development status of the important technologies involved in the radar information recorder are analyzed. Secondly, based on the theory of the performance analysis of the radar information recorder, the radar information recorder designed in this paper is put forward. The overall design of the. This paper expounds its structure and working principle, and analyzes the flow of data acquisition and storage. Then, according to the requirement of interface conversion, the radar interface conversion board is designed. It not only solves the problem of matching between optical fiber interface of storage device and non-fiber interface of radar terminal, but also increases the generality of storage device, and designs a multi-channel analog signal acquisition module based on the research of signal sampling theory. Based on the research of high-speed serial bus protocol (RapidIO), this paper designs an optical fiber communication system, and then proposes three optimization methods: interrupt mode, which aims at the deficiency of RapidIO protocol in transmitting large files. EDMA (enhanced Direct memory access Controller) is used in manual mode and EDMA is used in synchronous mode. Based on the analysis of advantages and disadvantages of solid-state hard disk, a high-speed solid-state array module is designed. This paper breaks through the limit of recording bandwidth and capacity of single solid-state hard disk, and designs a multi-channel memory cell with high speed array module as an important component and a high-speed data storage device composed of cascaded multi-block and multi-channel memory cells. The specific functions of radar information recorder, such as data acquisition, playback and so on, are expounded from the aspects of principle and realization. Finally, the software system of radar information recorder is studied and analyzed, and the recording software is expounded. Data collaboration software and data download software are three subsystems, and the realization principle of each subsystem, the software interface of the system, Each function module on the interface is analyzed carefully. By comparing and analyzing the recorded data and the playback data by the system software, it is verified that the radar information recorder system has realized the function of radar echo data storage. Performance meets design requirements.
【學位授予單位】：江蘇科技大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN957

【參考文獻】

相關(guān)期刊論文 前7條

1 許樹軍;黃昤;牛戴楠;王銳;;基于FPGA的Serial RapidIO協(xié)議的設計與實現(xiàn)[J];雷達與對抗;2015年04期

2 黎湘;范梅梅;;認知雷達及其關(guān)鍵技術(shù)研究進展[J];電子學報;2012年09期

3 郭寶鋒;韓壯志;何強;尚朝軒;曾慧燕;馬少闖;;基于FPGA的雷達狀態(tài)參數(shù)采集系統(tǒng)設計與實現(xiàn)[J];計算機測量與控制;2012年04期

4 ;Research on physical layer traffic management schemes in serial RapidIO interconnect[J];The Journal of China Universities of Posts and Telecommunications;2011年01期

5 崔亮飛;;USB總線技術(shù)在大容量存儲測試系統(tǒng)中的應用[J];儀表技術(shù);2010年11期

6 姬葉華;;基于VPX總線的抗惡劣環(huán)境計算機[J];計算機工程;2008年S1期

7 任勇峰;張文棟;;高精度、高速雷達圖像記錄設備的研究[J];彈箭與制導學報;2004年S4期

相關(guān)碩士學位論文 前8條

1 劉爍;基于FPGA的高速數(shù)據(jù)采集卡設計與實現(xiàn)[D];西安電子科技大學;2014年

2 張明利;基于FPGA的高速數(shù)據(jù)采集與記錄系統(tǒng)的研究與實現(xiàn)[D];南京郵電大學;2013年

3 馬培嬌;基于雷達回波信號高速存儲系統(tǒng)的設計[D];中北大學;2012年

4 李經(jīng)章;基于FPGA的PCI Express傳輸設計[D];重慶大學;2012年

5 田聰;雷達信號采集存儲與傳輸系統(tǒng)設計[D];西安電子科技大學;2012年

6 安海磊;高速數(shù)據(jù)采集存儲系統(tǒng)設計[D];西安電子科技大學;2012年

7 陳杰;基于SATA2.0協(xié)議的高速大容量存儲控制系統(tǒng)的設計與實現(xiàn)[D];電子科技大學;2011年

8 陳s，

本文編號：1648143