便攜式異步環(huán)回測試儀的實現(xiàn)
發(fā)布時間:2018-11-17 09:13
【摘要】:隨著數(shù)據(jù)通信技術與網(wǎng)絡技術的發(fā)展,數(shù)據(jù)信息網(wǎng)分布越來越廣泛。網(wǎng)絡數(shù)據(jù)通信有其特有的復雜性。網(wǎng)絡中的每條通信鏈路都同時通過多種通信設備,一旦發(fā)生故障,很難分清故障發(fā)生點。需要專業(yè)檢測人員逐個通過軟件進行現(xiàn)場排查,才能確定整個鏈路中的哪些設備出現(xiàn)問題。這種排查方法造成了檢測人員工作量大,重復性工作多等問題,而且測試工作效率低,對維護人員的技術要求高,不能正確診斷故障原因并進行誤碼分析。誤碼測試儀能很好的協(xié)助解決上述問題。 市面上的誤碼儀功能齊全,但普遍體積偏大,使用不方便且價格昂貴。本文設計和實現(xiàn)了一種基于嵌入式Linux系統(tǒng)的便攜式低速異步環(huán)回誤碼測試儀。本設計采用三星公司的S3C2440芯片作為主控制器,協(xié)同DS2172專用誤碼芯片、SP505串行接口芯片、LXT360E1接口芯片及Cyclonell FPGA可編程邏輯器件共同完成誤碼儀功能,并通過Linux命令行進行結(jié)果顯示及人機交互。 本誤碼測試儀可以完成一般誤碼測試、HDLC誤碼測試、E1誤碼測試以及專用的業(yè)務仿真誤碼測試。誤碼測試最高速率可達到2Mbps,提供多種偽隨機碼和人工碼。本文詳細介紹了具體的軟硬件設計,包括嵌入式Linux底層驅(qū)動的開發(fā)、邏輯接口功能設計、誤碼比對模塊設計、用戶界面實現(xiàn)以及測試結(jié)果管理,并對設計結(jié)果進行了系統(tǒng)驗證,表明該誤碼儀可以完成誤碼測試,滿足系統(tǒng)數(shù)據(jù)傳輸中常見故障檢測需求。
[Abstract]:With the development of data communication technology and network technology, data information network is more and more widely distributed. Network data communication has its unique complexity. Each communication link in the network passes through a variety of communication devices at the same time. Once a fault occurs, it is difficult to distinguish the fault point. In order to determine which equipment is wrong in the whole link, it is necessary for the professional examiner to carry out the spot check one by one through the software. This method causes many problems such as heavy workload and repetitive work, low efficiency of test work, high technical requirements for maintainers, unable to correctly diagnose the causes of faults and carry out error code analysis. Error code tester can help solve the above problems. The BER on the market has a complete range of functions, but it is generally large, inconvenient and expensive to use. A portable low speed asynchronous loop error tester based on embedded Linux system is designed and implemented in this paper. In this design, the S3C2440 chip of Samsung Company is used as the main controller, and the function of the error-meter is completed in cooperation with the DS2172 special error-code chip, the SP505 serial interface chip, the LXT360E1 interface chip and the Cyclonell FPGA programmable logic device. And through the Linux command line to display the results and man-machine interaction. The BER tester can complete general error test, HDLC error test, E1 error test and special service simulation error code test. The maximum rate of error test can reach 2 Mbps. it provides a variety of pseudorandom codes and manual codes. This paper introduces the design of hardware and software in detail, including the development of embedded Linux bottom driver, the function design of logic interface, the design of BER module, the realization of user interface and the management of test results. The result shows that the error detector can complete the error test and meet the common fault detection requirements in the system data transmission.
【學位授予單位】:北京交通大學
【學位級別】:碩士
【學位授予年份】:2012
【分類號】:TN402;TP368.1
本文編號:2337257
[Abstract]:With the development of data communication technology and network technology, data information network is more and more widely distributed. Network data communication has its unique complexity. Each communication link in the network passes through a variety of communication devices at the same time. Once a fault occurs, it is difficult to distinguish the fault point. In order to determine which equipment is wrong in the whole link, it is necessary for the professional examiner to carry out the spot check one by one through the software. This method causes many problems such as heavy workload and repetitive work, low efficiency of test work, high technical requirements for maintainers, unable to correctly diagnose the causes of faults and carry out error code analysis. Error code tester can help solve the above problems. The BER on the market has a complete range of functions, but it is generally large, inconvenient and expensive to use. A portable low speed asynchronous loop error tester based on embedded Linux system is designed and implemented in this paper. In this design, the S3C2440 chip of Samsung Company is used as the main controller, and the function of the error-meter is completed in cooperation with the DS2172 special error-code chip, the SP505 serial interface chip, the LXT360E1 interface chip and the Cyclonell FPGA programmable logic device. And through the Linux command line to display the results and man-machine interaction. The BER tester can complete general error test, HDLC error test, E1 error test and special service simulation error code test. The maximum rate of error test can reach 2 Mbps. it provides a variety of pseudorandom codes and manual codes. This paper introduces the design of hardware and software in detail, including the development of embedded Linux bottom driver, the function design of logic interface, the design of BER module, the realization of user interface and the management of test results. The result shows that the error detector can complete the error test and meet the common fault detection requirements in the system data transmission.
【學位授予單位】:北京交通大學
【學位級別】:碩士
【學位授予年份】:2012
【分類號】:TN402;TP368.1
【參考文獻】
相關期刊論文 前10條
1 黃進,鐘立人;智能誤碼測試儀[J];地震地磁觀測與研究;2002年04期
2 王登 ,常青 ,梅順良;一種基于FPGA的誤碼性能測試方案[J];電子技術應用;2003年05期
3 王玉雷;一種誤碼測試儀的灌碼同步系統(tǒng)[J];數(shù)字通信;1994年01期
4 韓建波;;基于DS2172誤碼測試設備的軟硬件設計[J];無線電工程;2008年08期
5 黃汪;嵌入式Linux及其關鍵技術[J];微型機與應用;2000年11期
6 鄧鷹飛;藍偉斌;;基于FPGA的E1接口誤碼測試方案[J];梧州學院學報;2007年03期
7 朱朝發(fā);;基于E1接口的簡易誤碼儀的設計與實現(xiàn)[J];中國校外教育(理論);2008年06期
8 朱園;;Linux設備驅(qū)動程序的研究與開發(fā)[J];儀表技術;2008年02期
9 段穎妮;;基于FPGA的2M誤碼測試儀設計[J];電子元器件應用;2009年08期
10 楊海濤;紀海林;;基于DS2172和DS21554的誤碼測試儀設計[J];自動化儀表;2007年10期
相關碩士學位論文 前2條
1 周小波;嵌入式Linux操作系統(tǒng)及其應用研究[D];大連理工大學;2003年
2 王苗苗;基于DS2172誤碼測試儀的設計[D];河北大學;2008年
,本文編號:2337257
本文鏈接:http://www.sikaile.net/kejilunwen/jisuanjikexuelunwen/2337257.html
最近更新
教材專著