【摘要】：隨著集成電路工藝進(jìn)入深亞微米和超深亞微米階段,芯片的集成度不斷增加,時(shí)鐘頻率不斷提高,芯片的整體性能也隨之提升。但由于單位面積上集成的晶體管數(shù)量的持續(xù)增加,芯片的功耗也不斷的攀升。隨著便攜式移動(dòng)嵌入式系統(tǒng)應(yīng)用的不斷發(fā)展和普及,低功耗的高性能嵌入式處理器已成為今后移動(dòng)計(jì)算必然的發(fā)展趨勢(shì)和發(fā)展要求,而其中高速緩存單元的功耗尤為突出。本文圍繞嵌入式處理器的高速緩存低功耗技術(shù),重點(diǎn)研究了基于路訪問(wèn)軌跡的低功耗指令高速緩存策略和基于路休眠的低功耗數(shù)據(jù)高速緩存策略。 針對(duì)指令高速緩存的連續(xù)訪問(wèn)特性提出一種基于路訪問(wèn)軌跡的組相聯(lián)指令高速緩存的低功耗策略。該策略利用改進(jìn)的指令高速緩存和轉(zhuǎn)移目標(biāo)緩存建立和維護(hù)運(yùn)行時(shí)指令高速緩存的路訪問(wèn)軌跡來(lái)減少指令高速緩存命中檢測(cè)及無(wú)關(guān)路訪問(wèn)。進(jìn)一步提出了基于跨行訪問(wèn)前驅(qū)指針、轉(zhuǎn)移前驅(qū)狀態(tài)、轉(zhuǎn)移前驅(qū)指針及轉(zhuǎn)移目標(biāo)索引的路訪問(wèn)軌跡信息維護(hù)策略用以降低信息重建的頻度,從而更有效地利用已建立的路訪問(wèn)軌跡信息。實(shí)驗(yàn)結(jié)果表明,采用優(yōu)化后的路訪問(wèn)軌跡策略的指令高速緩存的標(biāo)志存儲(chǔ)器訪問(wèn)和數(shù)據(jù)存儲(chǔ)器訪問(wèn)在理想情況下分別降低到傳統(tǒng)指令高速緩存的0.74%和25.55%。 針對(duì)數(shù)據(jù)高速緩存緩存的離散訪問(wèn)特性提出一種基于路休眠的數(shù)據(jù)高速緩存低功耗策略。該策略利用門控電源技術(shù)控制數(shù)據(jù)高速緩存行的通斷,消除長(zhǎng)期閑置的數(shù)據(jù)高速緩存行的靜態(tài)功耗。同時(shí)進(jìn)一步研究了適用于不同應(yīng)用的閑置閾值,并進(jìn)一步提出全局可配的閑置閾值寄存器以適應(yīng)不同應(yīng)用對(duì)于閑置閾值的不同要求。實(shí)驗(yàn)結(jié)果表明,最優(yōu)情況數(shù)據(jù)高速緩存行的靜態(tài)功耗可以降低到9.13%,最差情況可以降低到34.7%。
[Abstract]:With the IC process entering deep submicron and ultra-deep submicron phase, the integration level of the chip is increasing, the clock frequency is increasing, and the overall performance of the chip is also improved. But as the number of transistors integrated per unit area continues to increase, the power consumption of chips is rising. With the continuous development and popularization of portable mobile embedded system applications, low power high performance embedded processors have become the inevitable trend and development requirements of mobile computing in the future, and the power consumption of cache cells is particularly prominent. This paper focuses on the low-power cache strategy based on path access trajectory and low-power data cache strategy based on path sleep. Aiming at the continuous access characteristics of instruction cache, a low power policy of group associated instruction cache based on path access trajectory is proposed. This strategy uses improved instruction cache and transfer target cache to establish and maintain path access trajectory of runtime instruction cache to reduce instruction cache hit detection and irrelevant access. Furthermore, a path access path information maintenance strategy based on cross row access precursor pointer, transfer precursor state, transfer precursor pointer and transfer target index is proposed to reduce the frequency of information reconstruction. Thus, the established path access path information can be used more effectively. The experimental results show that the flag memory access and data memory access of instruction cache using the optimized path access path strategy are reduced to 0.74% and 25.55% of the traditional instruction cache respectively under ideal conditions. According to the discrete access characteristics of data cache, a low power policy for data cache based on path sleep is proposed. The strategy uses the gated power supply technology to control the on-off of the data cache row, and eliminates the static power consumption of the long-idle data cache row. At the same time, the idle threshold for different applications is further studied, and a globally configurable idle threshold register is proposed to meet the different requirements of different applications for idle threshold. The experimental results show that the static power consumption of the optimal data cache row can be reduced to 9.13 and the worst case can be reduced to 34.7.
【學(xué)位授予單位】：浙江大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2012
【分類號(hào)】：TP333

【參考文獻(xiàn)】

相關(guān)期刊論文 前1條

1 孟建熠;黃凱;嚴(yán)曉浪;葛海通;;應(yīng)用于SoC功能驗(yàn)證的快速處理器仿真模型[J];浙江大學(xué)學(xué)報(bào)(工學(xué)版);2009年03期

相關(guān)博士學(xué)位論文 前1條

1 孟建熠;超標(biāo)量嵌入式處理器關(guān)鍵技術(shù)設(shè)計(jì)研究[D];浙江大學(xué);2009年

，

本文編號(hào)：2306817