本文選題：CPLD + Verilog�。� 參考：《西安科技大學(xué)》2012年碩士論文

【摘要】：在配電網(wǎng)饋線自動(dòng)化系統(tǒng)中，饋線終端單元是其主要裝置，它主要用來對(duì)柱上開關(guān)進(jìn)行實(shí)時(shí)監(jiān)控，監(jiān)視配電系統(tǒng)運(yùn)行情況，提供各種參數(shù)并快速執(zhí)行主站下發(fā)的命令，，完成遙測(cè)、遙信、遙控，故障檢測(cè)。數(shù)據(jù)實(shí)時(shí)性至關(guān)重要，同時(shí)數(shù)據(jù)處理量巨大。利用CPLD實(shí)現(xiàn)遙測(cè)可在不增加外圍電路和專用大容量高速緩存芯片的情況下，極大地提高信息傳輸速率和改善信息傳輸性能，為解決實(shí)時(shí)監(jiān)控、故障檢測(cè)等問題提供一種可行的方案。因此，基于CPLD的遙測(cè)系統(tǒng)已經(jīng)作為關(guān)鍵技術(shù)之一應(yīng)用于配電網(wǎng)饋線自動(dòng)化系統(tǒng)中，以滿足數(shù)據(jù)實(shí)時(shí)性的需要。 本文圍繞這一熱點(diǎn)課題展開研究，具體工作如下： 研究了遙測(cè)系統(tǒng)中各電路，包括采樣控制電路、測(cè)頻電路、分頻電路、網(wǎng)絡(luò)接口電路。分別研究了它們的硬件電路設(shè)計(jì)和軟件設(shè)計(jì)，并對(duì)這四種電路進(jìn)行了仿真調(diào)試和分析，分析了它們的系統(tǒng)誤差。 設(shè)計(jì)了基于DSP和CPLD硬件平臺(tái)下遙測(cè)系統(tǒng)的硬件電路。介紹了總體系統(tǒng)硬件電路設(shè)計(jì)，給出了遙測(cè)系統(tǒng)的硬件電路工作原理框圖，設(shè)計(jì)了各電路的內(nèi)部專用邏輯模塊。提出了一種采用CPLD實(shí)現(xiàn)遙測(cè)的解決方案。 研究了基于Quartus II開發(fā)環(huán)境下遙測(cè)系統(tǒng)的軟件設(shè)計(jì)全過程。論述了系統(tǒng)自頂向下的設(shè)計(jì)方法，介紹了利用Verilog HDL硬件描述語言實(shí)現(xiàn)遙測(cè)系統(tǒng)中各電路的設(shè)計(jì)流程，編寫了實(shí)現(xiàn)各電路的程序。 完成了對(duì)各電路進(jìn)行仿真、調(diào)試及測(cè)試。通過搭建測(cè)試平臺(tái)，分析了各電路的仿真結(jié)果。測(cè)試結(jié)果表明：基于CPLD的遙測(cè)系統(tǒng)，具備良好的實(shí)時(shí)監(jiān)控特性，滿足配電網(wǎng)饋線自動(dòng)化系統(tǒng)的應(yīng)用要求。
[Abstract]:In the feeder automation system of the distribution network, the feeder terminal unit is the main device. It is mainly used to monitor the switch on the post in real time, monitor the operation of the distribution system, provide various parameters and execute the command issued by the main station quickly. Complete telemetry, remote communication, remote control, fault detection. The real-time data is very important, and the amount of data processing is huge. Using CPLD to realize telemetry can greatly improve the rate of information transmission and the performance of information transmission without adding peripheral circuits and special large capacity cache chips. In order to solve the problem of real-time monitoring, Fault detection and other problems provide a feasible scheme. Therefore, the telemetry system based on CPLD has been applied to the feeder automation system of distribution network as one of the key technologies to meet the demand of real-time data. This paper focuses on this hot topic, the specific work is as follows: Various circuits in telemetry system are studied, including sampling control circuit, frequency measuring circuit, frequency dividing circuit and network interface circuit. The hardware circuit design and software design are studied, and the four circuits are simulated and analyzed, and their system errors are analyzed. The hardware circuit of telemetry system based on DSP and CPLD hardware platform is designed. The hardware circuit design of the whole system is introduced, the working principle of the hardware circuit of the telemetry system is given, and the internal special logic module of each circuit is designed. A solution to telemetry using CPLD is presented. The software design process of telemetry system based on Quartus II is studied. This paper discusses the top-down design method of the system, introduces the design flow of each circuit in the telemetry system using Verilog HDL hardware description language, and compiles the program to realize each circuit. All circuits are simulated, debugged and tested. The simulation results of each circuit are analyzed by setting up the test platform. The test results show that the telemetering system based on CPLD has good real-time monitoring characteristics and meets the application requirements of feeder automation system in distribution network.
【學(xué)位授予單位】：西安科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2012
【分類號(hào)】：TM764;TP368.1

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 李偉帆,姚裕成,余成;采用CPLD的智能型多功能數(shù)字測(cè)頻儀[J];東莞理工學(xué)院學(xué)報(bào);2003年01期

2 許永賢;;基于CPLD的任意整數(shù)半整數(shù)分頻器設(shè)計(jì)[J];電子工程師;2006年04期

3 古良玲,楊永明,郭巧惠;基于FPGA的半整數(shù)及整數(shù)分頻器的參數(shù)化設(shè)計(jì)[J];電子器件;2005年02期

4 林海波;基于CPLD/FPGA的半整數(shù)分頻器的設(shè)計(jì)[J];國(guó)外電子元器件;2003年09期

5 張憲起;;FPGA/CPLD系統(tǒng)多種形式分頻器的設(shè)計(jì)與實(shí)現(xiàn)[J];集成電路通訊;2005年04期

6 國(guó)彬;張和生;;基于CPLD與DSP的高精度自適應(yīng)頻率測(cè)量方法的研究與實(shí)現(xiàn)[J];計(jì)算機(jī)測(cè)量與控制;2008年12期

7 羅浩;許艷;仲佳嘉;;用Verilog HDL實(shí)現(xiàn)基于FPGA的通用分頻器的設(shè)計(jì)[J];科技廣場(chǎng);2008年10期

8 商俊燕;丁華峰;;基于VHDL的智能測(cè)頻儀實(shí)現(xiàn)[J];科技廣場(chǎng);2009年01期

9 陶維青;王駿;;101規(guī)約在基于TMS320F2812的FTU中的實(shí)現(xiàn)[J];微計(jì)算機(jī)信息;2006年11期

10 李寶營(yíng);趙永生;祖龍起;牛悅苓;;基于單片機(jī)的等精度頻率計(jì)設(shè)計(jì)[J];微計(jì)算機(jī)信息;2007年26期

相關(guān)碩士學(xué)位論文 前3條

1 包盛花;基于DSP&CPLD的電力參數(shù)監(jiān)測(cè)裝置的設(shè)計(jì)[D];南京理工大學(xué);2004年

2 劉夫江;基于單片機(jī)和CPLD的等精度數(shù)字頻率計(jì)設(shè)計(jì)[D];山東大學(xué);2007年

3 蔡良鋒;非制冷紅外熱成像系統(tǒng)的小型化改進(jìn)[D];南京理工大學(xué);2008年

本文編號(hào)：1782461