寬帶正交數字調制信號的產生與研究
發(fā)布時間：2019-02-23 23:21
【摘要】：矢量信號源作為通信系統(tǒng)中最重要的測試儀器之一,常常被用在數字通信的測試中,其本身的性能指標是決定測試準確性的重要因素。隨著科學技術的突飛猛進,數字通信系統(tǒng)的性能得到了很大的提升,因而對源的精確性和多樣性有了更高的需求。如何產生寬帶正交的調制信號,是矢量信號源研究的關鍵問題,也是電子信息相關領域快速發(fā)展后對新一代的矢量信號源提出的要求。本文即在此背景下,對數字信號處理和通信技術方面的相關理論進行分析和研究后,重點針對矢量信號源中的基帶部分進行設計。系統(tǒng)采用了軟件無線電(SDR)的設計思路,使用可編程邏輯門陣列(FPGA)作為通用的硬件平臺,并在此平臺上構建可配置的基帶模塊,產生通用的寬帶數字調制基帶信號,并將該基帶信號正交混頻至所需的載頻上。經過測試驗證,設計完成的調制信號源可以正確產生FSK、PSK、QAM等多種通用的數字調制信號。系統(tǒng)基帶數據碼率從1Ksps至20Msps之間連續(xù)可調,產生的調制信號質量良好,滿足設計要求。本設計的主要工作包括:系統(tǒng)時鐘方案的設計。本文采用DDS產生頻率可調的參考時鐘信號,然后結合FPGA內部的鎖相環(huán)產生一組相關的時鐘。整個系統(tǒng)基于這些時鐘進行設計,通過調整參考時鐘的頻率和鎖相環(huán)的分頻比得到連續(xù)可調的時鐘,進而得到碼率連續(xù)可調的基帶信號�；鶐盘柹赡K的設計�；鶐祿捎肕序列進行模擬,然后對數據進行編碼映射、成型濾波和可變插值。其中成型濾波器單元采用參數集的方法進行設計,使成型濾波器的類型和參數可以動態(tài)配置,可變插值部分采用半帶濾波器和CIC濾波器組合的方式進行設計,實現可調節(jié)的插值倍數。上變頻部分的設計。主要由數字的正交混頻和模擬的正交混頻兩部分構成。模擬正交混頻將基帶搬移至100MHz~3GHz的載頻上,而在雙通道的設計中,數字正交混頻為信道提供合適的頻率偏移。
[Abstract]:As one of the most important testing instruments in communication system, vector signal source is often used in the test of digital communication. Its performance index is an important factor to determine the accuracy of the test. With the rapid development of science and technology, the performance of digital communication systems has been greatly improved, so there is a higher demand for the accuracy and diversity of sources. How to produce wide-band quadrature modulated signal is a key problem in the research of vector signal source, and it is also the requirement of the new generation vector signal source after the rapid development of electronic information related field. Under this background, this paper analyzes and studies the related theories of digital signal processing and communication technology, and focuses on the design of the baseband part of the vector signal source. The system adopts the design idea of software radio (SDR), uses programmable logic gate array (FPGA) as the general hardware platform, and constructs the configurable baseband module on this platform to produce the general broadband digital modulation baseband signal. The base band signal is orthogonal mixed to the desired carrier frequency. It is proved by test that the designed modulation signal source can produce many kinds of general digital modulation signals such as FSK,PSK,QAM correctly. The baseband data rate of the system can be adjusted continuously from 1Ksps to 20Msps. The modulation signal produced is of good quality and meets the design requirements. The main work of this design includes: the design of system clock scheme. In this paper, DDS is used to generate a reference clock signal with adjustable frequency, and then a set of related clocks is generated by combining the phase-locked loop inside the FPGA. The whole system is designed on the basis of these clocks. By adjusting the frequency of the reference clock and the frequency division ratio of the phase-locked loop, the continuously adjustable clock is obtained, and then the continuously adjustable baseband signal is obtained. Design of baseband signal generation module. The baseband data is simulated by M sequence, then encoded by mapping, shaping filtering and variable interpolation. The shaping filter unit is designed by the method of parameter set, so that the type and parameters of the shaping filter can be dynamically configured, and the variable interpolation part is designed by the combination of half-band filter and CIC filter. Realize adjustable interpolation multiple. The design of upconversion part. It is mainly composed of digital orthogonal mixing and analog orthogonal mixing. The analog orthogonal mixing moves the baseband to the carrier frequency of the 100MHz~3GHz. In the design of two channels, the digital orthogonal mixing provides the appropriate frequency offset for the channel.
【學位授予單位】：電子科技大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN911.3
本文編號：2429324
[Abstract]:As one of the most important testing instruments in communication system, vector signal source is often used in the test of digital communication. Its performance index is an important factor to determine the accuracy of the test. With the rapid development of science and technology, the performance of digital communication systems has been greatly improved, so there is a higher demand for the accuracy and diversity of sources. How to produce wide-band quadrature modulated signal is a key problem in the research of vector signal source, and it is also the requirement of the new generation vector signal source after the rapid development of electronic information related field. Under this background, this paper analyzes and studies the related theories of digital signal processing and communication technology, and focuses on the design of the baseband part of the vector signal source. The system adopts the design idea of software radio (SDR), uses programmable logic gate array (FPGA) as the general hardware platform, and constructs the configurable baseband module on this platform to produce the general broadband digital modulation baseband signal. The base band signal is orthogonal mixed to the desired carrier frequency. It is proved by test that the designed modulation signal source can produce many kinds of general digital modulation signals such as FSK,PSK,QAM correctly. The baseband data rate of the system can be adjusted continuously from 1Ksps to 20Msps. The modulation signal produced is of good quality and meets the design requirements. The main work of this design includes: the design of system clock scheme. In this paper, DDS is used to generate a reference clock signal with adjustable frequency, and then a set of related clocks is generated by combining the phase-locked loop inside the FPGA. The whole system is designed on the basis of these clocks. By adjusting the frequency of the reference clock and the frequency division ratio of the phase-locked loop, the continuously adjustable clock is obtained, and then the continuously adjustable baseband signal is obtained. Design of baseband signal generation module. The baseband data is simulated by M sequence, then encoded by mapping, shaping filtering and variable interpolation. The shaping filter unit is designed by the method of parameter set, so that the type and parameters of the shaping filter can be dynamically configured, and the variable interpolation part is designed by the combination of half-band filter and CIC filter. Realize adjustable interpolation multiple. The design of upconversion part. It is mainly composed of digital orthogonal mixing and analog orthogonal mixing. The analog orthogonal mixing moves the baseband to the carrier frequency of the 100MHz~3GHz. In the design of two channels, the digital orthogonal mixing provides the appropriate frequency offset for the channel.
【學位授予單位】：電子科技大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN911.3
【參考文獻】
中國期刊全文數據庫 前5條
1 李文意;;淺析矢量信號發(fā)生器的進展歷程[J];國外電子測量技術;2015年03期
2 金紹春;鮑景富;董華飛;;一種矢量信號發(fā)生器設計與實現[J];電子產品世界;2012年05期
3 胥凌燕;申敏;;WCDMA中根升余弦濾波器的FPGA實現[J];微計算機信息;2007年26期
4 付文君;姜景山;王拴榮;呂孌;;一種可變插值比的脈沖成型數字濾波器FPGA設計[J];遙感技術與應用;2006年05期
5 張立志;張陽;溫志強;;射頻發(fā)射機鏡像抑制的分析與實現[J];無線電通信技術;2005年06期
中國碩士學位論文全文數據庫 前8條
1 周艮;基于FPGA的多模式信號源的研制[D];武漢理工大學;2012年
2 習鄭虎;多制式數字基帶信號發(fā)生技術[D];中北大學;2011年
3 陳鵬路;基于DDS技術的矢量源基帶發(fā)生模塊的設計與實現[D];電子科技大學;2011年
4 汪東雷;基于FPGA的多模式信號源的研究與實現[D];國防科學技術大學;2010年
5 李玉國;基于數字中頻的WCDMA發(fā)信機設計[D];湖南大學;2010年
6 費青松;基于FPGA的變碼速率調制技術研究與設計[D];哈爾濱工業(yè)大學;2006年
7 施玉松;多制式多速率調制解調器的研究[D];西安電子科技大學;2006年
8 孫波;實時I/Q基帶信號發(fā)生器的研制[D];西安電子科技大學;2000年
，本文編號：2429324
本文鏈接：http://www.sikaile.net/kejilunwen/xinxigongchenglunwen/2429324.html
