本文選題：可重構(gòu)系統(tǒng) + 數(shù)據(jù)緩存結(jié)構(gòu)��； 參考：《上海交通大學學報》2017年05期

【摘要】：針對面向雷達應(yīng)用可重構(gòu)系統(tǒng)中數(shù)據(jù)訪存沖突嚴重、訪存效率低等問題,設(shè)計了一種片上層次化緩存結(jié)構(gòu),并提出基于多存儲體的線性步長可變的數(shù)據(jù)管理機制,通過建立計算陣列與各個存儲體之間可配置的邏輯映射關(guān)系,有效降低了多個計算陣列并行工作時產(chǎn)生的訪存沖突,提高了計算陣列的數(shù)據(jù)吞吐率,從而提高了可重構(gòu)系統(tǒng)的數(shù)據(jù)訪存性能.結(jié)果表明,該方案在有效控制硬件開銷的同時,極大地提升了可重構(gòu)系統(tǒng)的數(shù)據(jù)訪存性能,以256~64×210快速傅里葉變換為例,與經(jīng)典并行緩存機制相比,可重構(gòu)系統(tǒng)的數(shù)據(jù)訪存性能提升了26.09%~54.60%.
[Abstract]:In view of the serious conflict of data access in the radar application reconfigurable system and the low memory efficiency, an upper secondary cache structure is designed, and a variable data management mechanism based on the linear step length based on multi memory is proposed. By establishing the configurable logic mapping relationship between the computing array and each memory bank, the data management mechanism is effectively reduced. The memory access conflict caused by the parallel operation of multiple computing arrays improves the data throughput of the computing array and improves the data access performance of the reconfigurable system. The results show that the scheme greatly improves the data access performance of the reconfigurable system while controlling the hardware overhead effectively, and the 256~64 x 210 fast Fourier transform is used. For example, compared with classical parallel caching mechanism, the data access performance of reconfigurable system is improved by 26.09%~54.60%.

【作者單位】： 東南大學國家專用集成電路系統(tǒng)工程技術(shù)研究中心;
【基金】：國家自然科學基金項目(61404028,61204023) 國家高技術(shù)研究發(fā)展計劃(863)項目(2012AA012703)資助
【分類號】：TN957

【相似文獻】

相關(guān)期刊論文 前1條

1 劉倩;李廣軍;郭志勇;;動態(tài)可重構(gòu)系統(tǒng)的通信結(jié)構(gòu)研究[J];單片機與嵌入式系統(tǒng)應(yīng)用;2007年11期

，

本文編號：1850155