基于三值光學(xué)計算機的并行快速Fourier算法實現(xiàn)
發(fā)布時間:2018-01-12 21:28
本文關(guān)鍵詞:基于三值光學(xué)計算機的并行快速Fourier算法實現(xiàn) 出處:《中國科學(xué):信息科學(xué)》2017年07期 論文類型:期刊論文
更多相關(guān)文章: 三值光學(xué)計算機 快速Fourier變換 并行計算 MSD加法器 嵌入式設(shè)備
【摘要】:快速Fourier變換(FFT)是信號處理領(lǐng)域應(yīng)用十分廣泛的算法,在高速、實時的應(yīng)用環(huán)境中常用硬件并行實現(xiàn)的方法來加快FFT的運算速度,但在一些特定領(lǐng)域如在空間受限、對能耗及散熱具有較高要求的航空航天設(shè)備中,傳統(tǒng)的電子方法將受到很大的局限,而三值光學(xué)計算機以其能耗低、數(shù)據(jù)位數(shù)眾多的優(yōu)點使得它可能具有廣泛的應(yīng)用前景.針對這種現(xiàn)狀,本文研究了采用三值光學(xué)計算機來實現(xiàn)快速Fourier變換的設(shè)計方案和方法.通過對傳統(tǒng)基2、基4和基8時域抽取快速Fourier變換運算過程的分析,利用三值光學(xué)計算機數(shù)據(jù)位數(shù)眾多和數(shù)據(jù)位數(shù)易擴展的特點設(shè)計了多個并行度更高的快速Fourier變換算法,給出了詳細的算法實現(xiàn)流程并進行了各算法間的對比,分析了實現(xiàn)方案所需的時鐘周期和硬件資源,模擬驗證了該實現(xiàn)方案的正確性.相比于傳統(tǒng)基于現(xiàn)場可編程門陣列的并行實現(xiàn)方法,這種在三值光學(xué)計算機上實現(xiàn)的快速Fourier變換運算功耗更低、所需時鐘周期數(shù)更少,這為在嵌入式設(shè)備中高速低功耗地實現(xiàn)快速Fourier變換提供了新的解決思路.
[Abstract]:Fast Fourier transform (FFT) is a widely used algorithm in the field of signal processing. In high speed and real time application environment, the hardware parallel implementation method is commonly used to speed up the operation speed of FFT. However, in some special fields, such as limited space, high requirements for energy consumption and heat dissipation, the traditional electronic methods will be greatly limited, while the ternary optical computer with its low energy consumption. The advantages of a large number of data bits make it possible to have a wide range of application prospects. In this paper, the design scheme and method of fast Fourier transform using ternary optical computer are studied. The analysis of the fast Fourier transform operation in the time domain decimation of base 4 and base 8. Taking advantage of the large number of data bits in ternary optical computers and the easy expansion of data bits, several fast Fourier transform algorithms with higher parallelism are designed. The detailed implementation flow of the algorithm is given, and the comparison among the algorithms is carried out, and the clock cycle and hardware resources required for the implementation are analyzed. Compared with the traditional parallel implementation method based on the field programmable gate array, the fast Fourier transform implemented on the ternary optical computer has lower power consumption. The number of clock cycles required is even less, which provides a new solution for fast Fourier conversion in embedded devices with high speed and low power consumption.
【作者單位】: 上海大學(xué)計算機工程與科學(xué)學(xué)院;中國科學(xué)院上海高等研究院;毫米波遙感技術(shù)國家級重點實驗室;
【基金】:國家自然科學(xué)基金(批準號:61572305,61103054) 中國航天科工集團二院“自主”創(chuàng)新項目資助
【分類號】:TN911.7
【正文快照】: 1引言快速Fourier變換(FFT:fast Fourier transformation)[1]作為在數(shù)字信號處理領(lǐng)域的重要工具,在雷達信號分析、圖像處理、語音分析等應(yīng)用中被廣泛使用.針對高速、實時的應(yīng)用場合,目前常見的FFT硬件加速器采用基于流水線的單路徑延時反饋結(jié)構(gòu)[2]或者各級內(nèi)蝶形變換并行處理
【相似文獻】
相關(guān)期刊論文 前10條
1 顧瑩瑩;金翊;;三值光學(xué)計算機自動解碼器[J];上海大學(xué)學(xué)報(自然科學(xué)版);2013年02期
2 劉寶寶;李濤;荀鵬;;三值光學(xué)計算機解碼器亮度閾值自動測定技術(shù)[J];科技創(chuàng)新與應(yīng)用;2013年07期
3 雷鐳;金翊;;三值光學(xué)計算機解碼器亮度閾值自動測定技術(shù)[J];計算機工程與設(shè)計;2012年01期
4 王先超;姚云飛;孫道德;王春生;王康U,
本文編號:1416096
本文鏈接:http://www.sikaile.net/kejilunwen/xinxigongchenglunwen/1416096.html
最近更新
教材專著