【摘要】：微處理器的普及和運(yùn)用，對(duì)供電電源提出了越來(lái)越高的要求，需要選擇一種更適合的拓?fù)浣Y(jié)構(gòu)以滿足將來(lái)開(kāi)關(guān)電源發(fā)展的需要。文章以實(shí)際應(yīng)用為背景，研究和設(shè)計(jì)一種低壓大電流開(kāi)關(guān)電源。 根據(jù)設(shè)計(jì)要求，采用了兩級(jí)式變換器半橋+多相交錯(cuò)并聯(lián)Buck的結(jié)構(gòu)，該變換器具有熱應(yīng)力小、高功率密度、控制簡(jiǎn)單、高效率、動(dòng)態(tài)響應(yīng)快的優(yōu)點(diǎn)，解決了傳統(tǒng)單級(jí)式變換器中存在的控制難的問(wèn)題。對(duì)輸入、輸出濾波電路進(jìn)行了設(shè)計(jì)，對(duì)高頻變壓器的參數(shù)和磁芯結(jié)構(gòu)進(jìn)行了設(shè)計(jì)，，有效降低了變壓器的磁損耗；確定了各部分的控制電路，并對(duì)控制電路的外圍電路和輔助電源進(jìn)行了設(shè)計(jì)，設(shè)計(jì)了電源的保護(hù)電路，有利于提高電源工作的穩(wěn)定性；采用了同步整流技術(shù)，有效地降低了開(kāi)關(guān)管的損耗；利用Saber軟件對(duì)電路進(jìn)行了仿真分析，實(shí)驗(yàn)結(jié)果驗(yàn)證了設(shè)計(jì)方案的可行性。 對(duì)仿真結(jié)果分析表明，紋波為0.5%，電源效率為96.8%，電源性能指標(biāo)達(dá)到了課題設(shè)計(jì)的要求。
[Abstract]:With the popularization and application of microprocessors, higher and higher requirements are put forward for power supply, so it is necessary to choose a more suitable topology to meet the needs of the development of switching power supply in the future. Based on the practical application, a low voltage and high current switching power supply is studied and designed in this paper. According to the design requirements, a two-stage converter with half-bridge multi-phase interleaving parallel Buck is adopted. The converter has the advantages of low thermal stress, high power density, simple control, high efficiency and fast dynamic response. The problem of difficult control in traditional single-stage converter is solved. The input and output filter circuit is designed, the parameters and core structure of high frequency transformer are designed, the magnetic loss of transformer is reduced effectively. The control circuit of each part is determined, and the peripheral circuit and auxiliary power supply of the control circuit are designed. The protection circuit of the power supply is designed, which is helpful to improve the stability of the power supply. The synchronous rectifier technology is used to effectively reduce the loss of the switch, and the circuit is simulated and analyzed by using Saber software. The experimental results verify the feasibility of the design scheme. The simulation results show that the ripple is 0.5 and the power efficiency is 96.8.The performance of the power supply meets the requirements of the project design.
【學(xué)位授予單位】：西安電子科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2014
【分類號(hào)】：TN86

【參考文獻(xiàn)】

相關(guān)期刊論文 前8條

1 劉軍;張安紅;;電力變壓器電磁優(yōu)化設(shè)計(jì)實(shí)例分析[J];變壓器;2006年01期

2 李威,楊濤,李曉帆;大功率低壓大電流開(kāi)關(guān)電源輸出電路研究[J];船電技術(shù);1999年04期

3 石健將,王惠貞,嚴(yán)仰光;DC/DC模塊電源并聯(lián)研究[J];電力電子技術(shù);2002年03期

4 沙占友,王彥明,葛家怡,趙立志;開(kāi)關(guān)電源的新技術(shù)及其應(yīng)用[J];電力電子技術(shù);2003年03期

5 何穎彥,顧亦磊,錢照明;一種采用磁放大器技術(shù)的新穎多路輸出變換器[J];電力系統(tǒng)自動(dòng)化;2005年01期

6 趙睿,張波;同步整流關(guān)鍵技術(shù)及其主要拓?fù)浞治鯷J];電路與系統(tǒng)學(xué)報(bào);2004年03期

7 武麗芳;魏艷君;鄔偉揚(yáng);;低電壓大電流同步整流器拓?fù)渚C述[J];電氣傳動(dòng);2006年08期

8 樊建輝;羅乾超;何圣仲;;隔離式低壓大電流輸出DC/DC變換器拓?fù)浞治鯷J];通信電源技術(shù);2006年01期

本文編號(hào)：2376433