【摘要】：現(xiàn)代電子通信技術(shù)的快速演進(jìn),推動(dòng)著與其休戚相關(guān)的誤碼測(cè)試技術(shù)地不斷更新發(fā)展。誤碼測(cè)試技術(shù)作為通信產(chǎn)品的重要設(shè)計(jì)測(cè)試驗(yàn)證手段,其測(cè)試中間結(jié)果和最終結(jié)果能有效的輔助技術(shù)人員對(duì)在研、在產(chǎn)的通信設(shè)備的工作可靠性、穩(wěn)定性做出判別�，F(xiàn)今通信產(chǎn)品早已將誤碼率等誤碼測(cè)試數(shù)據(jù)作為其自身重要的技術(shù)指標(biāo),納入產(chǎn)品的設(shè)計(jì)之中。而誤碼測(cè)試技術(shù)作為一項(xiàng)重要的通信指標(biāo),在應(yīng)用面上也并不僅僅限制使用語(yǔ)通信產(chǎn)品的設(shè)計(jì)驗(yàn)證階段,其還能靈活的應(yīng)用于通信產(chǎn)品后期的生產(chǎn)驗(yàn)收、安裝調(diào)試和運(yùn)營(yíng)維護(hù)等階段,這幾乎涵蓋了通信產(chǎn)品的整個(gè)生命周期。目前市場(chǎng)在產(chǎn)在售的通用型誤碼測(cè)試儀,具備豐富的通信測(cè)試接口,精巧的結(jié)構(gòu)設(shè)計(jì),多樣化的應(yīng)用功能,而廣泛使用于不同的通信測(cè)試領(lǐng)域。但其精巧的設(shè)計(jì)和多樣化的功能,需要使用者付出高昂的價(jià)格成本,同時(shí)其雖然擁有豐富的通信測(cè)試接口,但無(wú)論如何也無(wú)法涵蓋所有的通信接口類(lèi)型。例如針對(duì)GMSK無(wú)線數(shù)字調(diào)制信道的誤碼率測(cè)試需求,通用的誤碼測(cè)試儀在接口上就難以滿足測(cè)試應(yīng)用。為此,技術(shù)人員必須在通用型誤碼測(cè)試儀之外單獨(dú)設(shè)計(jì)制作一款GMSK無(wú)線數(shù)字調(diào)制信道接口適配器以實(shí)現(xiàn)與通用誤碼測(cè)試儀的配接,這對(duì)測(cè)試人員而言通用誤碼測(cè)試儀在應(yīng)用方式上將受限。本論文正是針對(duì)上述問(wèn)題,以GMSK數(shù)字調(diào)制信道的通信產(chǎn)品誤碼測(cè)試技術(shù)為主要研究對(duì)象,在深入分析GMSK數(shù)字調(diào)制解調(diào)技術(shù),以及當(dāng)前主流的計(jì)算機(jī)通信技術(shù)的基礎(chǔ)之上,提出了研制一款基于PCI計(jì)算機(jī)通信總線接口的GMSK調(diào)制信道誤差測(cè)試儀。從經(jīng)濟(jì)適用性考慮,為簡(jiǎn)化用戶測(cè)試環(huán)境搭建,降低開(kāi)發(fā)成本,本課題大規(guī)模選用了市場(chǎng)上主流的電子信息技術(shù),并借鑒成熟的開(kāi)發(fā)手段和方法,在硬件設(shè)計(jì)上采用DSP數(shù)字信字處理器和CPLD復(fù)雜可編程邏輯器件作為嵌入式系統(tǒng)核心控制模塊,設(shè)計(jì)實(shí)現(xiàn)了雙通道GMSK調(diào)制解調(diào)信道接口、PCI計(jì)算機(jī)計(jì)算機(jī)通信總線接口、誤碼計(jì)數(shù)、數(shù)據(jù)位同步和小m序列偽隨機(jī)測(cè)試碼生成等功能;而在計(jì)算機(jī)應(yīng)用軟件設(shè)計(jì)上采用C++Builder 5.0集成軟件開(kāi)發(fā)環(huán)境,設(shè)計(jì)實(shí)現(xiàn)了誤碼測(cè)試流程控制、誤碼統(tǒng)計(jì)、誤碼率計(jì)算和人機(jī)交互。
[Abstract]:The rapid evolution of modern electronic communication technology promotes the development of error test technology which is closely related to it. As an important means of design and verification of communication products, error test technology can effectively assist technicians to judge the reliability and stability of communication equipment in production and research. Nowadays, the error test data such as bit error rate (BER) has been taken as an important technical index in the design of communication products. As an important communication index, error code testing (BER) is not only limited in the design and verification stage of communication products, but also can be applied to the acceptance of communication products in the later stage. Stages such as installation, commissioning and operational maintenance cover almost the entire lifecycle of the communications product. At present, the universal error-code tester, which is on sale in the market, has rich communication test interface, exquisite structure design and diversified application function, and is widely used in different communication test fields. But its exquisite design and diversified functions require users to pay a high price cost, and although it has a wealth of communication test interfaces, it can not cover all types of communication interfaces in any way. For example, in order to meet the requirements of GMSK wireless digital modulation channel BER test, the universal BER tester is difficult to meet the test application in the interface. Therefore, the technicians must design and manufacture a GMSK wireless digital modulation channel interface adapter in addition to the universal error code tester to realize the connection with the universal error code tester. This will limit the way in which the universal error-code tester is applied to testers. Aiming at the above problems, this paper takes the error code testing technology of GMSK digital modulation channel as the main research object, based on the in-depth analysis of GMSK digital modulation and demodulation technology, as well as the current mainstream computer communication technology. A GMSK modulation channel error tester based on PCI computer communication bus interface is developed. Considering the economic applicability, in order to simplify the construction of user test environment and reduce the cost of development, this paper selects the mainstream electronic information technology in the market on a large scale, and draws lessons from the mature development means and methods. In hardware design, DSP digital word processor and CPLD complex programmable logic device are used as the core control module of embedded system. The dual-channel GMSK modulation and demodulation channel interface and PCI-based communication bus interface are designed and implemented. The functions of data bit synchronization and pseudorandom test code generation of small m sequence, and the design of computer application software using C Builder 5.0 integrated software development environment, designed and realized the error test flow control, error code statistics, Error rate calculation and man-machine interaction.
【學(xué)位授予單位】：電子科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2014
【分類(lèi)號(hào)】：TN911.3

【參考文獻(xiàn)】

相關(guān)期刊論文 前1條

1 巫忠躍;;多用途K接口用戶線路中繼器的設(shè)計(jì)與實(shí)現(xiàn)[J];通信技術(shù);2014年01期

，

本文編號(hào)：2228479