【摘要】：隨著通訊技術的發(fā)展,并行傳輸方式已經(jīng)難以滿足帶寬和功耗等要求,串行傳輸方式由于傳輸速度快、功耗低和抗干擾能力強等優(yōu)點,成為主流的傳輸方式。SERDES接口能夠實現(xiàn)并行與串行相互轉換的功能,成為主流的傳輸接口。其中,8B/10B SERDES由于具有直流平衡和易于交流耦合等優(yōu)點,成為接口電路研究的熱點。本文介紹了SERDES系統(tǒng)架構的四種實現(xiàn)方式,并根據(jù)各自的優(yōu)缺點,選定了8B/10B SERDES為研究對象,詳細分析與介紹了SERDES系統(tǒng)中的各個模塊的工作原理,包括并串轉換電路、半速率時鐘選擇電路、占空比1：5的五分頻電路和串并轉換電路等。最后按照發(fā)送通道與接收通道對系統(tǒng)進行了Simulink建模。在并行信號輸入時鐘頻率為250MHz時,輸出信號頻率可達到2.5Gbps。電荷泵鎖相環(huán)(CPPLL)作為8B/10B SERDES中的重要組成部分,為整個系統(tǒng)提供時鐘,其性能將直接影響傳輸精度。本文對電荷泵鎖相環(huán)的各個組成部分進行了理論和非理想因素分析,并給出了本文的電路設計與非理想因素解決方法。最后在1.2/2.5V電源電壓下,使用SMIC 65nm CMOS工藝,對電荷泵鎖相環(huán)進行了仿真與分析。由仿真結果可以得知,在輸入信號頻率為100MHz時,CPPLL穩(wěn)定輸出2.5GHz時鐘信號,鎖定時間僅需0.6us,符合SERDES系統(tǒng)對CPPLL的性能要求。
[Abstract]:With the development of communication technology, the parallel transmission mode has been difficult to meet the requirements of bandwidth and power consumption. The serial transmission mode has the advantages of high transmission speed, low power consumption and strong anti-interference ability. The main transmission mode. SERDES interface can realize the function of parallel and serial conversion and become the mainstream transmission interface. Among them, 8B / 10B SERDES has the advantages of DC balance and easy AC coupling, so it has become a hotspot in the research of interface circuits. This paper introduces four realization methods of SERDES system architecture, and selects 8B/10B SERDES as the research object according to their advantages and disadvantages. The working principle of each module in SERDES system is analyzed and introduced in detail, including parallel series conversion circuit. Half-rate clock selection circuit, duty cycle 1:5 five-frequency circuit and serial-parallel conversion circuit. Finally, the Simulink model of the system is built according to the transmission channel and the receiving channel. When the input clock frequency of the parallel signal is 250MHz, the output signal frequency can reach 2.5 Gbps. As an important part of 8B/10B SERDES, the charge pump PLL (CPPLL) provides the clock for the whole system, and its performance will directly affect the transmission accuracy. In this paper, the various components of the charge pump phase-locked loop are analyzed theoretically and the non-ideal factors are analyzed, and the circuit design and the solution of the non-ideal factors are given. Finally, the charge pump PLL is simulated and analyzed at 1.2 / 2.5V power supply voltage using SMIC 65nm CMOS process. The simulation results show that the 2.5GHz clock signal is output stably when the input signal frequency is 100MHz, and the locking time is only 0.6 us.This meets the performance requirements of SERDES system for CPPLL.
【學位授予單位】：合肥工業(yè)大學
【學位級別】：碩士
【學位授予年份】：2015
【分類號】：TN911.8

【相似文獻】

相關期刊論文 前5條

1 霍衛(wèi)濤;邵剛;李攀;李哲;;高速SerDes抖動成因及其測試方法分析[J];計算機光盤軟件與應用;2012年02期

2 韓洪麗;康志杰;;SERDES在程控交換機系統(tǒng)中的應用[J];計算機與網(wǎng)絡;2009年05期

3 張杰;孫立宏;;基于VMM統(tǒng)一驗證平臺的Serdes芯片驗證[J];中國集成電路;2012年04期

4 ;萊迪思半導體推出適用于具有可配置SERDES的FPGA的最低成本的設計平臺[J];電子與電腦;2011年05期

5 ;[J];;年期

相關碩士學位論文 前2條

1 黃尚明;高速SERDES接口建模與鎖相環(huán)設計[D];合肥工業(yè)大學;2015年

2 彭穎;SerDes芯片設計驗證及測試技術研究[D];電子科技大學;2011年

，

本文編號：2182142