【摘要】：軟件無線電技術(shù)在無線通信領(lǐng)域應(yīng)用廣泛，是近幾年的熱點研究話題。本文結(jié)合實驗室承擔的國家十二五規(guī)劃項目“液體安全性無損檢測”和關(guān)于雷達信號處理的國防項目，研究了軟件無線電技術(shù)中的一些關(guān)鍵技術(shù)，討論了危險液體無損檢測系統(tǒng)中數(shù)字下變頻關(guān)鍵技術(shù)、數(shù)字基帶信號的瞬時相位提取以及國防科技項目中關(guān)于雷達信號雜波圖處理等問題。 射頻接收的模擬信號經(jīng)過A/D采樣之后的信號具有較高的頻率，不便于數(shù)據(jù)處理，而數(shù)字下變頻技術(shù)能夠?qū)⒏咚俑哳l率的信號進行降頻和抽取，獲得較低的采樣速率，有助于后續(xù)的基帶數(shù)據(jù)處理。本研究重點討論了數(shù)字下變頻技術(shù)的優(yōu)化，運用數(shù)控振蕩器和乘法器實現(xiàn)混頻技術(shù)，并運用CIC濾波器實現(xiàn)抽取，，省去了后續(xù)半帶濾波器和FIR濾波器模塊，并利用ModelSim和MATLAB對設(shè)計進行仿真和數(shù)據(jù)分析。并在ALTERA公司的EP2S90F1090I4上進行驗證試驗，試驗表明本文中所采用的優(yōu)化的方法是可行的，不僅能提高運算效率，而且大大節(jié)約硬件資源。 基帶數(shù)據(jù)處理涉及到數(shù)據(jù)處理算法和系統(tǒng)資源、速度等的優(yōu)化，也是近幾年軟件無線電技術(shù)的熱點。結(jié)合危險液體無損檢測系統(tǒng)，研究了對基帶信號的瞬時相位的提取，重點講述了運用CORDIC算法求取瞬時相位，并對誤差較大的盲點進行修正。運用MATLAB對算法進行理論分析，然后仿硬件的處理方式進行設(shè)計實現(xiàn)，仿真分析數(shù)據(jù)運算誤差并進行修正，然后進行代碼設(shè)計和FPGA實現(xiàn)，并運用signaltap抓取數(shù)據(jù)，分析數(shù)據(jù)誤差，實驗選用ALTERA公司的cyclone IV系列FPGA設(shè)計，實驗證明數(shù)據(jù)誤差均在0.5度要求的范圍之內(nèi)，并且時鐘頻率在150Mhz以上，隨后進行系統(tǒng)的優(yōu)化，節(jié)約資源并且將時鐘頻率提高到200Mhz以上，性能較好，達到設(shè)計要求。 國防項目中雷達雜波圖信號處理系統(tǒng)重點研究了雜波圖處理系統(tǒng)的各個模塊的FPGA實現(xiàn)，根據(jù)項目要求，重點講述了數(shù)據(jù)乒乓緩存、數(shù)據(jù)包扇區(qū)更新時的雜波圖迭代運算，扇區(qū)不更新時對同扇區(qū)數(shù)據(jù)選大或平均處理以及背景數(shù)據(jù)的擴展回傳等問題。并在xilinx公司的virtex-II pro上進行FPGA驗證，分析了實驗結(jié)果，表明設(shè)計正確。
[Abstract]:Software radio technology is widely used in the field of wireless communication, which is a hot topic in recent years. In this paper, some key technologies in software radio technology are studied in combination with the national non-destructive testing of liquid safety and the national defense project on radar signal processing, which is the 12th Five-Year Plan Project undertaken by the laboratory. This paper discusses the key techniques of digital downconversion in the NDT system of dangerous liquids, the instantaneous phase extraction of digital baseband signals, and the clutter map processing of radar signals in the national defense science and technology project. The analog signals received by RF have a high frequency and are not easy to process data because of the high frequency after Ar / D sampling. The digital downconversion technology can decimate and decimate the signals of high speed and high frequency to obtain a lower sampling rate. Facilitate subsequent baseband data processing. This study focuses on the optimization of digital down-conversion technology, the use of numerical control oscillator and multiplier to achieve mixing technology, and the use of CIC filter to achieve decimation, eliminating the follow-up half-band filter and FIR filter module, The design is simulated and analyzed by ModelSim and MATLAB. The experimental results on EP2S90F1090I4 of ALTERA Company show that the optimization method is feasible and can not only improve the efficiency of operation, but also save the hardware resources greatly. Baseband data processing involves the optimization of data processing algorithms, system resources, speed and so on. It is also a hot topic in software radio technology in recent years. Combined with the dangerous liquid nondestructive testing system, the extraction of instantaneous phase of baseband signal is studied. The CORDIC algorithm is used to calculate the instantaneous phase, and the blind spot with big error is corrected. The algorithm is analyzed theoretically by MATLAB, then designed and implemented by the processing mode of imitation hardware, the error of data operation is analyzed and corrected by simulation, then the code design and FPGA implementation are carried out, and the data error is analyzed by using signaltap to capture data. The design of cyclone IV series FPGA made by ALTERA Company is used in the experiment. The experiment proves that the error of data is within the range of 0.5 degree and the clock frequency is above 150Mhz. Then the system is optimized, the resource is saved and the clock frequency is raised above 200Mhz. Good performance, meet the design requirements. In the national defense project, the radar clutter map signal processing system focuses on the FPGA implementation of each module of the clutter map processing system. According to the requirements of the project, the paper focuses on the iterative operation of the clutter map when the data ping-pong cache and the data packet sector are updated. When the sector is not updated, the data of the same sector is selected or processed in average and the background data is extended back. FPGA verification is carried out on the virtex-II pro of xilinx Company, and the experimental results show that the design is correct.
【學(xué)位授予單位】：煙臺大學(xué)
【學(xué)位級別】：碩士
【學(xué)位授予年份】：2014
【分類號】：TN92

【參考文獻】

相關(guān)期刊論文 前5條

1 趙林軍;;流水線CORDIC算法的FPGA實現(xiàn)[J];電腦知識與技術(shù);2008年30期

2 胡博;段發(fā)階;張超;呂昌榮;蔣佳佳;董宇青;;基于CORDIC算法的光相位檢測及FPGA實現(xiàn)[J];電子技術(shù)應(yīng)用;2011年09期

3 高亮,曾理江,徐毅;液體成分檢測中的光學(xué)方法[J];光學(xué)技術(shù);2002年04期

4 李楠;黃川;郭寶龍;;應(yīng)用于液體安全性檢測的電容層析傳感器設(shè)計[J];西安電子科技大學(xué)學(xué)報;2010年01期

5 王玉珂;;基于CORDIC算法的OFDM系統(tǒng)載波同步實現(xiàn)[J];電子元器件應(yīng)用;2009年08期

本文編號：2181213