基于可信設計流程的方法研究
發(fā)布時間：2019-06-11 13:30
【摘要】：隨著我國集成電路行業(yè)的迅猛發(fā)展,以及集成電路產(chǎn)品日漸深入到我們的日常生活中,基于集成電路設計流程的可信性方法研究也成了前沿性的研究課題�？尚判栽O計方法的研究主要涉及到設計流程和可信性兩個方面,本文從集成電路的設計流程出發(fā),分析了RTL級硬件木馬的結(jié)構(gòu)和工作特性,研究了貫穿整個設計流程的DFT技術(shù),并提出了如何利用DFT技術(shù)來檢測和判定硬件木馬的位置。本文主要工作內(nèi)容如下:第一,對硬件木馬的結(jié)構(gòu)特性以及工作特點進行了詳細分析,并對當前已出現(xiàn)的硬件木馬檢測方法進行了分析、對比、歸納,然后列舉了每種檢測方法的優(yōu)缺點。第二,深入研究了RTL級硬件木馬的工作和結(jié)構(gòu)特點,通過分析基于Verilog語言的RTL級硬件木馬的結(jié)構(gòu)特點,以及對AES基準電路的分析,建立了RTL級硬件木馬檢測的可信模型,并提出了利用Perl語言完成RTL級硬件木馬的檢測方法,并通過其他攻擊者設計的木馬進行了驗證,該方法不僅簡單有效而且彌補了傳統(tǒng)檢測方法和UCI檢測方法的不足。第三,深入研究了可測性設計技術(shù)及其實施的各個階段,提出了基于DFT技術(shù)的硬件木馬檢測方法。通過對基準電路插入掃描鏈前后的數(shù)據(jù)進行分析發(fā)現(xiàn),掃描鏈的插入可以放大硬件木馬的活動1.4倍以上;通過對不同工藝下掃描鏈激活前后的參數(shù)進行對比發(fā)現(xiàn):在SMIC130nm工藝條件下掃描鏈的插入使木馬檢測準確率提高了65%,在SMIC90nm條件下提升了49%。最后詳細分析了造成結(jié)果變化的原因并在此基礎上進一步提出了硬件木馬的定位方法。第四,更進一步的分析了基于DFT技術(shù)的硬件木馬定位技術(shù),首先闡述了實驗的整個流程和使用的不同木馬結(jié)構(gòu),然后通過添加不同數(shù)量的掃描鏈之后,分析局部激活和全局激活掃描鏈時對電路所帶來的影響發(fā)現(xiàn):單獨激活含有木馬的掃描鏈可以使電路的整體平均功耗增加1.7倍以上,峰值功耗增加1.8倍以上,并通過實驗證明了可以通過該方式找到硬件木馬所在的大概位置。
[Abstract]:With the rapid development of integrated circuit industry in our country and the deepening of integrated circuit products into our daily life, the research on credibility method based on integrated circuit design process has become a leading research topic. The research of credibility design method mainly involves two aspects: design flow and credibility. Based on the design flow of integrated circuit, this paper analyzes the structure and working characteristics of RTL level hardware Trojan horse, and studies the DFT technology that runs through the whole design process. How to use DFT technology to detect and determine the location of hardware Trojan horse is put forward. The main contents of this paper are as follows: first, the structural characteristics and working characteristics of the hardware Trojan horse are analyzed in detail, and the detection methods of the hardware Trojan horse are analyzed, compared and summarized. Then the advantages and disadvantages of each detection method are listed. Secondly, the work and structure characteristics of RTL level hardware Trojan horse are deeply studied. By analyzing the structural characteristics of RTL level hardware Trojan horse based on Verilog language and the analysis of AES reference circuit, the trusted model of RTL level hardware Trojan horse detection is established. The detection method of RTL level hardware Trojan horse is proposed and verified by other Trojans designed by other attackers. This method is not only simple and effective, but also makes up for the shortcomings of traditional detection methods and UCI detection methods. Thirdly, the testability design technology and its implementation stages are deeply studied, and the hardware Trojan horse detection method based on DFT technology is proposed. Through the analysis of the data before and after the reference circuit is inserted into the scanning chain, it is found that the insertion of the scan chain can amplify the activity of the hardware Trojan horse more than 1.4 times. By comparing the parameters before and after the activation of scanning chain under different processes, it is found that the insertion of scanning chain under SMIC130nm process improves the detection accuracy of Trojan horse by 65% and 49% under SMIC90nm condition. Finally, the causes of the change of results are analyzed in detail, and the location method of hardware Trojan horse is further put forward. Fourth, the hardware Trojan horse location technology based on DFT technology is further analyzed. Firstly, the whole process of the experiment and the different Trojan horse structures used are described, and then by adding different number of scanning chains, By analyzing the influence of local activation and global activation of scan chain on the circuit, it is found that activating the scan chain containing Trojan horse alone can increase the overall average power consumption of the circuit by more than 1.7 times and the peak power consumption by more than 1.8 times. The experimental results show that the approximate location of the hardware Trojan horse can be found by this method.
【學位授予單位】：電子科技大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN402
本文編號：2497222
[Abstract]:With the rapid development of integrated circuit industry in our country and the deepening of integrated circuit products into our daily life, the research on credibility method based on integrated circuit design process has become a leading research topic. The research of credibility design method mainly involves two aspects: design flow and credibility. Based on the design flow of integrated circuit, this paper analyzes the structure and working characteristics of RTL level hardware Trojan horse, and studies the DFT technology that runs through the whole design process. How to use DFT technology to detect and determine the location of hardware Trojan horse is put forward. The main contents of this paper are as follows: first, the structural characteristics and working characteristics of the hardware Trojan horse are analyzed in detail, and the detection methods of the hardware Trojan horse are analyzed, compared and summarized. Then the advantages and disadvantages of each detection method are listed. Secondly, the work and structure characteristics of RTL level hardware Trojan horse are deeply studied. By analyzing the structural characteristics of RTL level hardware Trojan horse based on Verilog language and the analysis of AES reference circuit, the trusted model of RTL level hardware Trojan horse detection is established. The detection method of RTL level hardware Trojan horse is proposed and verified by other Trojans designed by other attackers. This method is not only simple and effective, but also makes up for the shortcomings of traditional detection methods and UCI detection methods. Thirdly, the testability design technology and its implementation stages are deeply studied, and the hardware Trojan horse detection method based on DFT technology is proposed. Through the analysis of the data before and after the reference circuit is inserted into the scanning chain, it is found that the insertion of the scan chain can amplify the activity of the hardware Trojan horse more than 1.4 times. By comparing the parameters before and after the activation of scanning chain under different processes, it is found that the insertion of scanning chain under SMIC130nm process improves the detection accuracy of Trojan horse by 65% and 49% under SMIC90nm condition. Finally, the causes of the change of results are analyzed in detail, and the location method of hardware Trojan horse is further put forward. Fourth, the hardware Trojan horse location technology based on DFT technology is further analyzed. Firstly, the whole process of the experiment and the different Trojan horse structures used are described, and then by adding different number of scanning chains, By analyzing the influence of local activation and global activation of scan chain on the circuit, it is found that activating the scan chain containing Trojan horse alone can increase the overall average power consumption of the circuit by more than 1.7 times and the peak power consumption by more than 1.8 times. The experimental results show that the approximate location of the hardware Trojan horse can be found by this method.
【學位授予單位】：電子科技大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN402
【參考文獻】
相關期刊論文 前7條
1 趙志勛;倪林;李少青;;硬件木馬電路功耗的檢測方法[J];北京郵電大學學報;2015年04期
2 張鵬;王新成;周慶;;基于投影尋蹤分析的芯片硬件木馬檢測[J];通信學報;2013年04期
3 劉長龍;趙毅強;史亞峰;馮紫竹;;基于側(cè)信道分析的硬件木馬建模與優(yōu)化[J];華中科技大學學報(自然科學版);2013年02期
4 鄭朝霞;韓玲;李陽;鄒雪城;;一種木馬電路的實現(xiàn)與特征分析[J];微電子學與計算機;2012年10期
5 鄒程;張鵬;鄧高明;吳恒旭;;基于功率旁路泄露的硬件木馬設計[J];計算機工程;2011年11期
6 張鵬;鄒程;鄧高明;陳開顏;;基于電磁泄漏相關性分析的硬件木馬設計[J];華中科技大學學報(自然科學版);2010年10期
7 陳開顏;趙強;張鵬;周開民;;集成電路芯片信息泄漏旁路分析模型[J];微計算機信息;2006年16期
相關博士學位論文 前1條
1 高洪博;指令誘發(fā)型硬件木馬檢測技術(shù)研究[D];解放軍信息工程大學;2013年
相關碩士學位論文 前1條
1 房磊;基于門級網(wǎng)表的硬件木馬檢測技術(shù)研究[D];電子科技大學;2014年
，本文編號：2497222
本文鏈接：http://www.sikaile.net/kejilunwen/dianzigongchenglunwen/2497222.html
最近更新
教材專著
