快速中值濾波算法研究及其FPGA硬件實現(xiàn)
發(fā)布時間:2019-03-02 17:43
【摘要】:針對圖像噪聲大和對比度差特點,提出了一種水下圖像快速中值濾波算法及FPGA硬件實現(xiàn)。通過分析中值濾波算法,以3×3窗口為數(shù)學(xué)模型,以CycloneⅢ EP3C40F324I7為核心處理芯片,用VHDL語言實現(xiàn)模型中所需要的模塊,實現(xiàn)了快速中值濾波算法對圖像的處理。通過硬件實驗結(jié)果對比,系統(tǒng)達到了抑制噪聲保持原圖像的目的。該設(shè)計在水下圖像處理中具有一定的工程參考及應(yīng)用價值。
[Abstract]:In this paper, a fast median filtering algorithm and FPGA hardware implementation for underwater image are proposed according to the characteristics of high noise and poor contrast. By analyzing the median filtering algorithm, taking 3 脳 3 window as the mathematical model and Cyclone鈪,
本文編號:2433301
[Abstract]:In this paper, a fast median filtering algorithm and FPGA hardware implementation for underwater image are proposed according to the characteristics of high noise and poor contrast. By analyzing the median filtering algorithm, taking 3 脳 3 window as the mathematical model and Cyclone鈪,
本文編號:2433301
本文鏈接:http://www.sikaile.net/kejilunwen/dianzigongchenglunwen/2433301.html
最近更新
教材專著