【摘要】：任意波形發(fā)生器是具有高集成度、高技術(shù)難度的多用途信號(hào)源，常用于基礎(chǔ)測量，隨著性能需求的提升，，今后主要向著高采樣率、大帶寬、高指標(biāo)及多領(lǐng)域應(yīng)用等方向發(fā)展。 目前，傳統(tǒng)的函數(shù)發(fā)生器與任意波形發(fā)生器均采用單路直接數(shù)字頻率合成（DDS）作為其核心技術(shù)來產(chǎn)生任意波形，但是隨著DAC采樣頻率的提高以及波形查找表和波形存儲(chǔ)器等硬件設(shè)備速度的限制，單路DDS已經(jīng)無法滿足高速DAC采樣時(shí)的吞吐量要求。本論文以“某型號(hào)高性能任意波形發(fā)生器”項(xiàng)目為依托，基于FPGA+RAM+DAC的架構(gòu)，采用多路DDS并發(fā)的設(shè)計(jì)方法，利用FPGA的可重構(gòu)性與并行處理特性，以資源換取速度，使得DAC與FPGA接口的吞吐量增加。首先,探討了基于單路DDS的任意波形合成原理，然后在單路DDS波形合成的基礎(chǔ)上，提出了多路DDS并發(fā)結(jié)構(gòu)的設(shè)計(jì)思路，同時(shí)進(jìn)行了理論推導(dǎo)，并對(duì)所提出的設(shè)計(jì)方法進(jìn)行仿真。最后，對(duì)各模塊的功能進(jìn)行實(shí)驗(yàn)驗(yàn)證和數(shù)據(jù)分析，結(jié)果表明，本文設(shè)計(jì)的采用多路DDS并發(fā)技術(shù)是可行的,對(duì)今后任意波形合成技術(shù)的發(fā)展提供很高的實(shí)用價(jià)值。
[Abstract]:Arbitrary waveform generator is a multi-purpose signal source with high integration and high technical difficulty, which is often used in basic measurement. With the improvement of performance requirements, it will develop towards high sampling rate, large bandwidth, high index and multi-field applications. At present, the traditional function generator and arbitrary waveform generator use single direct digital frequency synthesizer (DDS) as its core technology to generate arbitrary waveform. However, with the increase of DAC sampling frequency and the limitation of the speed of hardware devices such as waveform lookup table and waveform memory, single-channel DDS can not meet the throughput requirements of high-speed DAC sampling. In this paper, based on the project of "a certain Model of High performance arbitrary Waveform Generator", based on the framework of FPGA RAM DAC, the concurrent design method of multi-channel DDS is adopted, and the reconfiguration and parallel processing characteristics of FPGA are used to exchange resources for speed. The throughput of DAC and FPGA interface is increased. Firstly, the principle of arbitrary waveform synthesis based on single channel DDS is discussed, and then, on the basis of single channel DDS waveform synthesis, the design idea of multichannel DDS concurrency structure is proposed, and the theoretical derivation is carried out, and the design method is simulated. Finally, the function of each module is verified by experiments and data analysis. The results show that the multi-channel DDS concurrency technology is feasible, and provides a high practical value for the development of arbitrary waveform synthesis technology in the future.
【學(xué)位授予單位】：中北大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2015
【分類號(hào)】：TN741

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 郭云松;郭祥玉;;印制板的電磁兼容性探討[J];電源技術(shù)應(yīng)用;2006年04期

2 劉祖深;;微波毫米波測試儀器技術(shù)的新進(jìn)展[J];電子測量與儀器學(xué)報(bào);2009年03期

3 田書林;周鵬;劉科;;基于分相存儲(chǔ)和多DAC偽插值的高速波形合成方法[J];電子測量與儀器學(xué)報(bào);2009年04期

4 孫旭;李富棟;吳濤;梁宏光;;印制板的抗干擾設(shè)計(jì)[J];光電技術(shù)應(yīng)用;2007年04期

5 劉勇,白俊輝;產(chǎn)生通信及通信對(duì)抗信號(hào)的新方法[J];國外電子測量技術(shù);2002年06期

6 蔣一;魏駿;李昊;;基于DDS的寬帶雷達(dá)信號(hào)產(chǎn)生技術(shù)研究[J];國外電子測量技術(shù);2007年02期

7 何誠剛;;高速任意波形發(fā)生器的設(shè)計(jì)[J];電子設(shè)計(jì)工程;2010年07期

8 肖衛(wèi)兵;;通信設(shè)備熱設(shè)計(jì)的機(jī)械結(jié)構(gòu)設(shè)計(jì)方法[J];科學(xué)技術(shù)與工程;2008年14期

9 王錳;呂衛(wèi)祥;;基于高速D/A AD9739的寬帶信號(hào)產(chǎn)生[J];雷達(dá)與對(duì)抗;2011年04期

10 田新廣;李文法;孫春來;張爾揚(yáng);;無相位截?cái)嗲闆r下DDS的幅度量化雜散特性分析[J];儀器儀表學(xué)報(bào);2008年05期

本文編號(hào)：2344805