基于PXI總線的高速圖像采集模塊的設(shè)計與實現(xiàn)
發(fā)布時間：2018-10-26 15:39
【摘要】：隨著紅外探測技術(shù)的迅猛發(fā)展,圖像采集系統(tǒng)對數(shù)據(jù)的大容量存儲、快速吞吐和接口可靠性互聯(lián)提出了更高的設(shè)計要求。為了實現(xiàn)對紅外探測器的功能測試,設(shè)計了一種大容量數(shù)據(jù)高速存儲采集與控制的模塊,本文主要探討數(shù)據(jù)高速存儲、通用接口互聯(lián)以及FPGA的可靠性設(shè)計。為了實現(xiàn)大容量數(shù)據(jù)的可靠高速存儲,本文設(shè)計了基于FPGA的NAND Flash高速大容量存儲架構(gòu)。首先,利用NAND Flash各邏輯單元獨立操作的特性,設(shè)計了基于4邏輯單元NAND Flash的片內(nèi)流水線的存儲結(jié)構(gòu);之后,通過并行流轉(zhuǎn)的方法設(shè)計了CameraLink、PXI接口到Flash的數(shù)據(jù)傳輸緩存控制單元,實現(xiàn)多片F(xiàn)lash的并行讀寫控制;最后,設(shè)計了提高尋址效率的Flash無效塊管理方案。為了實現(xiàn)采集模塊與計算機的通用互聯(lián),解決高速圖像采集控制卡在分時操作系統(tǒng)(Windows)下實時性差、不穩(wěn)定、控制復雜等問題,設(shè)計了基于嵌入式實時操作系統(tǒng)Vx Works的PXI總線控制接口。由PCI9054實現(xiàn)PXI總線的本地端邏輯,結(jié)合VxWorks中PXI設(shè)備驅(qū)動的特點,開發(fā)了可移植的計算機軟件控制接口。通過DMA控制,數(shù)據(jù)在模塊與計算機之間高速傳輸。針對測試中出現(xiàn)的亞穩(wěn)態(tài)的情況,分別從時鐘設(shè)計與相位控制、雙鎖存器設(shè)計、復位處理和描述語言風格狀態(tài)機幾方面提出了可行的設(shè)計,提高了FPGA設(shè)計的可靠性。通過搭建Vx Works測試平臺,對各項設(shè)計指標和功能進行了測試,模塊能夠?qū)崿F(xiàn)對50MHz/16Bit紅外圖像數(shù)據(jù)的連續(xù)高速可靠存取,通過PXI總線數(shù)據(jù)讀取速度達到33MB/s,模塊工作可靠穩(wěn)定。
[Abstract]:With the rapid development of infrared detection technology, the image acquisition system has put forward higher design requirements for large capacity data storage, fast throughput and interface reliability interconnection. In order to test the function of infrared detector, a module of high speed storage and control of large capacity data is designed. This paper mainly discusses the design of high speed data storage, general interface interconnection and reliability design of FPGA. In order to realize the reliable high-speed storage of large-capacity data, the NAND Flash high-speed and large-capacity storage architecture based on FPGA is designed in this paper. Firstly, the on-chip pipeline storage structure based on 4 logic unit (NAND Flash) is designed by using the independent operation of each logic unit of NAND Flash. After that, the data transfer buffer control unit from CameraLink,PXI interface to Flash is designed by parallel flow method to realize the parallel reading and writing control of multiple Flash. Finally, a Flash invalid block management scheme is designed to improve the addressing efficiency. In order to realize the universal interconnection between the acquisition module and the computer, the high-speed image acquisition and control card can solve the problems of poor real-time, unstable and complex control under the time-sharing operating system (Windows). The PXI bus control interface based on embedded real-time operating system Vx Works is designed. The local logic of PXI bus is realized by PCI9054. Combining with the characteristics of PXI device driver in VxWorks, a portable computer software control interface is developed. Through the DMA control, the data is transmitted between the module and the computer at high speed. In view of the metastable state in the test, the feasible design is put forward from the aspects of clock design and phase control, double latch design, reset processing and description language style state machine, which improves the reliability of FPGA design. By setting up the Vx Works test platform, the design indexes and functions are tested. The module can realize the continuous high-speed and reliable access to the 50MHz/16Bit infrared image data, and the reading speed of the 50MHz/16Bit infrared image data through the PXI bus can reach 33MB / s. The module works reliably and stably.
【學位授予單位】：中北大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN215;TP274.2
本文編號：2296199
[Abstract]:With the rapid development of infrared detection technology, the image acquisition system has put forward higher design requirements for large capacity data storage, fast throughput and interface reliability interconnection. In order to test the function of infrared detector, a module of high speed storage and control of large capacity data is designed. This paper mainly discusses the design of high speed data storage, general interface interconnection and reliability design of FPGA. In order to realize the reliable high-speed storage of large-capacity data, the NAND Flash high-speed and large-capacity storage architecture based on FPGA is designed in this paper. Firstly, the on-chip pipeline storage structure based on 4 logic unit (NAND Flash) is designed by using the independent operation of each logic unit of NAND Flash. After that, the data transfer buffer control unit from CameraLink,PXI interface to Flash is designed by parallel flow method to realize the parallel reading and writing control of multiple Flash. Finally, a Flash invalid block management scheme is designed to improve the addressing efficiency. In order to realize the universal interconnection between the acquisition module and the computer, the high-speed image acquisition and control card can solve the problems of poor real-time, unstable and complex control under the time-sharing operating system (Windows). The PXI bus control interface based on embedded real-time operating system Vx Works is designed. The local logic of PXI bus is realized by PCI9054. Combining with the characteristics of PXI device driver in VxWorks, a portable computer software control interface is developed. Through the DMA control, the data is transmitted between the module and the computer at high speed. In view of the metastable state in the test, the feasible design is put forward from the aspects of clock design and phase control, double latch design, reset processing and description language style state machine, which improves the reliability of FPGA design. By setting up the Vx Works test platform, the design indexes and functions are tested. The module can realize the continuous high-speed and reliable access to the 50MHz/16Bit infrared image data, and the reading speed of the 50MHz/16Bit infrared image data through the PXI bus can reach 33MB / s. The module works reliably and stably.
【學位授予單位】：中北大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN215;TP274.2
【參考文獻】
相關(guān)期刊論文 前10條
1 陳君漢;;提高3D NAND Flash競爭力的關(guān)鍵技術(shù)分析[J];集成電路應用;2017年01期
2 楊文豪;焦新泉;儲成群;;基于嵌入式操作系統(tǒng)VxWorks的PXI實時讀寫接口設(shè)計[J];儀表技術(shù)與傳感器;2016年10期
3 付麗銀;王瑜;王頎;霍宗亮;;A high efficiency all-PMOS charge pump for 3D NAND flash memory[J];Journal of Semiconductors;2016年07期
4 郭立俊;譚劍波;;一種基于FPGA的CPCI總線接口設(shè)計方法[J];合肥工業(yè)大學學報(自然科學版);2014年05期
5 郝建;原茵茵;;FPGA復位的可靠性設(shè)計方法[J];電子科技;2013年10期
6 席志紅;范寶軍;;VxWorks下Compact PCI熱插拔的原理與實現(xiàn)[J];電子科技;2013年06期
7 管振輝;;嵌入式高速固態(tài)存儲器的設(shè)計[J];艦船電子對抗;2013年01期
8 史衍麗;;第三代紅外探測器的發(fā)展與選擇[J];紅外技術(shù);2013年01期
9 張雪;梁曉庚;;紅外探測器發(fā)展需求[J];電光與控制;2013年02期
10 楊柯;范海震;;CameraLink接口的高速電子存儲系統(tǒng)設(shè)計[J];艦船電子工程;2012年05期
，本文編號：2296199
本文鏈接：http://www.sikaile.net/kejilunwen/dianzigongchenglunwen/2296199.html
最近更新
教材專著
