超高速TIADC采樣系統(tǒng)通道失配校正技術研究
[Abstract]:High-speed sampling is widely used in communication, radar and other fields. However, due to the limitation of technology, the single-chip analog-to-digital conversion (Analog to Digital Converter, (ADC) chip can not meet the needs of high sampling rate and high resolution at the same time. Time-Interleaved ADC Ssytems (TIADC) by using the same kind of ADC chip to interlaced the same signal at the same time, the sampling rate of the system can be increased exponentially under the condition that the resolution is not reduced. However, the inconsistency of multiple ADC chips can lead to mismatch between multiple channels. These mismatches mainly include the bias mismatch caused by the different initial bias voltage, the gain mismatch caused by the chip gain, and the time mismatch caused by the different sampling clock phase of each chip. The mismatch of the three channels can make the data of each channel not match correctly, which leads to the system can not restore the original waveform correctly and reduce the performance of the system. For the TIADC system with 8-channel 8GSPS sampling rate, the main work of this paper is to correct the three mismatches and ensure the performance of the system. (1) the relationship between the three mismatches and the number of channels and the sampling rate is studied and analyzed. According to the characteristics of the system studied in this paper, the influence of three mismatches on the system is derived mathematically, and the corresponding correction scheme .2) is analyzed to obtain various channel mismatch errors. These methods are compared according to the characteristics of the system studied in this paper, and the most suitable sinusoidal fitting method is selected. Then, the advantages and disadvantages of sinusoidal fitting method are analyzed, and a four-parameter sinusoidal fitting method with signal frequency as the estimator is proposed according to the characteristics of the three kinds of errors, and the number of channels and the sampling rate of the system studied in this paper. The front end data clock self-synchronization method is designed to synchronize the sampling data of each channel to eliminate the sampling clock skew between channels, and a comprehensive correction method combining adder, multiplier and FARROW structure all-pass filter is proposed. The back end digital correction of the sampled data is realized. A series of experiments were designed to verify the results.
【學位授予單位】:浙江大學
【學位級別】:碩士
【學位授予年份】:2016
【分類號】:TN792
【相似文獻】
相關期刊論文 前10條
1 張昊;師奕兵;王志剛;;基于最小二乘的TIADC通道失配估計[J];四川大學學報(工程科學版);2011年01期
2 崔健;戎蒙恬;;IC設計中失配建模與仿真技術[J];集成電路應用;2004年11期
3 蘇立;仇玉林;;對電容失配不敏感的MDAC結構與技術[J];電子器件;2006年04期
4 譚中奇;龍興武;;模式失配對連續(xù)波腔衰蕩技術測量的影響[J];中國激光;2007年07期
5 蔡偉群,黃苑玲;減小射頻測量的不確定性失配[J];中國無線電;2004年06期
6 王奇;王英民;茍艷妮;;淺海環(huán)境參數失配對匹配場處理的影響分析[J];計算機仿真;2013年06期
7 劉勇;徐振海;肖順平;;通道失配對極化敏感陣列濾波性能的影響[J];現代雷達;2007年10期
8 呂偉鋒;孫玲玲;;一個簡單的65nm MOSFET失配模型[J];計算機輔助設計與圖形學學報;2011年07期
9 鄭劍;江建慧;;基于標簽轉換系統(tǒng)的Web服務行為失配類型的判定方法[J];計算機集成制造系統(tǒng);2011年12期
10 張尚良;鄒月嫻;;TIADC高速數據捕獲和時間失配補償的FPGA實現[J];數據采集與處理;2011年05期
相關會議論文 前2條
1 張俊峰;許金祥;;阻抗失配引起的測量誤差分析[A];江蘇省計量測試學會2006年論文集[C];2006年
2 安世忠;李明;魏素敏;;CYCIAE-100徑向初始失配情況下的剝離引出的COMA模擬[A];中國原子能科學研究院年報 2009[C];2010年
相關重要報紙文章 前1條
1 深圳市無線電監(jiān)測站 蔡偉群 中國電信集團公司 池靜平;射頻測量理想狀況:排除不確定性失配[N];通信產業(yè)報;2004年
相關博士學位論文 前2條
1 劉青松;話者識別中失配信息補償理論和方法研究[D];中國科學技術大學;2011年
2 張昊;時間交替采樣系統(tǒng)的信號重建[D];電子科技大學;2010年
相關碩士學位論文 前7條
1 曾利凱;基于特征分析的JPEG圖像失配隱密分析研究[D];大連理工大學;2015年
2 史建業(yè);超高速TIADC采樣系統(tǒng)通道失配校正技術研究[D];浙江大學;2016年
3 李肖峰;JPEG圖像失配隱密分析研究[D];大連理工大學;2014年
4 徐高學;時分交替ADC系統(tǒng)偏置、增益失配校準算法的研究與FPGA實現[D];電子科技大學;2011年
5 趙光永;MOSFET失配的研究及應用[D];東南大學;2005年
6 宋慧娜;射頻系統(tǒng)失配狀態(tài)的辨識[D];鄭州大學;2007年
7 顧川;時間交織ADC多路選擇采樣/保持電路設計[D];電子科技大學;2010年
,本文編號:2158171
本文鏈接:http://www.sikaile.net/kejilunwen/dianzigongchenglunwen/2158171.html