本文選題：模數(shù)轉(zhuǎn)換器 + 時間交織　； 參考：《華中科技大學(xué)》2015年碩士論文

【摘要】：隨著先進的數(shù)字系統(tǒng)遠遠超越模擬電路,尤其是制造工藝線移向納米級別后,最近十幾年對高速、高精度、低功耗的模數(shù)轉(zhuǎn)換器(ADC)的需求越來越迫切。流水線型模數(shù)轉(zhuǎn)換器是從中頻采樣到高頻采樣并且具有高精度的典型結(jié)構(gòu)。然而在深亞微米,低電源電壓下設(shè)計一個高增益高帶寬低功耗的運算放大器是比較困難的。為了避免這種限制,好幾個流水線型模數(shù)轉(zhuǎn)換器利用時間交織技術(shù)合并成一個整體的模數(shù)轉(zhuǎn)換器的構(gòu)想被提了出來�？傮w來說,時間交織流水線型模數(shù)轉(zhuǎn)換器是復(fù)雜結(jié)構(gòu)和能量利用率之間折中選擇�；谝陨峡紤],本文采用SMIC 0.13um CMOS工藝設(shè)計了一款12位200MSPS的時間交織流水線型模數(shù)轉(zhuǎn)換器。采用時間交織、流水線、運放共享等技術(shù),既提高了速度和精度也節(jié)省了功耗。同時為了減小時序扭曲對時間交織流水線模數(shù)轉(zhuǎn)換器性能的影響,提出了一種對時序扭曲不敏感的采樣保持電路。本文首先對模數(shù)轉(zhuǎn)換器的工作原理和典型的結(jié)構(gòu)做了介紹;然后從系統(tǒng)結(jié)構(gòu)、流水線型模數(shù)轉(zhuǎn)換器和子模塊的設(shè)計方面分析了實現(xiàn)12位200MSPS模數(shù)轉(zhuǎn)換器的方案;最后給出了本文要求的高速高精度模數(shù)轉(zhuǎn)換器的電路設(shè)計和仿真。仿真結(jié)果表明在采樣速率為200MSPS,模擬輸入信號頻率為60MHz時無雜散動態(tài)范圍可以達到88.8dB,信噪失真比為73.2dB,而功耗為107mW。
[Abstract]:With the advanced digital system far beyond analog circuits, especially after the manufacturing process line moves to nanometer level, the demand for high speed, high precision, low power ADC (ADC) is becoming more and more urgent in the last decade. Pipeline A / D converter is a typical structure with high precision from if sampling to high frequency sampling. However, it is difficult to design an operational amplifier with high gain, high bandwidth and low power consumption at deep submicron and low power supply voltage. In order to avoid this limitation, several pipelined analog-to-digital converters have been proposed to merge into a whole analog-to-digital converter using time interleaving technology. In general, time interleaving pipelined A / D converters are a trade-off between complex structures and energy utilization. Based on the above considerations, a 12 bit 200 MSPS time interleaving pipeline A / D converter is designed using SMIC 0.13um CMOS technology. Time interleaving, pipelining and operational amplifier sharing are used to improve speed and precision and save power consumption. In order to reduce the influence of time sequence distortion on the performance of time interleaving pipeline A / D converter, a sampling and holding circuit which is not sensitive to time sequence distortion is proposed. In this paper, the working principle and typical structure of A / D converter are introduced firstly, and then the scheme of 12 bit 200 MSPS ADC is analyzed from the aspects of system structure, pipeline ADC and sub-module design. At last, the circuit design and simulation of high-speed and high-precision A-D converter are given. The simulation results show that when the sampling rate is 200MSPS and the analog input signal frequency is 60MHz, the spurious dynamic range can reach 88.8dB, the signal-to-noise ratio is 73.2dB, and the power consumption is 107mW.
【學(xué)位授予單位】：華中科技大學(xué)
【學(xué)位級別】：碩士
【學(xué)位授予年份】：2015
【分類號】：TN792

【相似文獻】

相關(guān)期刊論文 前10條

1 ;流水線結(jié)構(gòu)計算機[J];微電子學(xué)與計算機;1985年04期

2 戴瀾;周玉梅;胡曉宇;蔣見花;;一種流水線ADC數(shù)字校準(zhǔn)算法實現(xiàn)[J];半導(dǎo)體學(xué)報;2008年05期

3 彭雋;馬洪;胡嘯;彭亮;;流水線ADC組合誤差分析與辨識模型設(shè)計[J];計算機工程與科學(xué);2011年04期

4 王嘉煒;孫佳晶;徐R，

本文編號：2075093