【摘要】：QPSK調制和相干解調具有頻譜利用率高，抗干擾能力強等顯著的優(yōu)點，是現(xiàn)代通信領域重要的調制解調方法，在衛(wèi)星及移動通信中廣泛的應用。通過對QPSK數字解調的原理以及Xilinx嵌入式技術開發(fā)的研究，本文實現(xiàn)了基于ZedBoard的QPSK數字解調和以太網傳輸的設計。該設計充分利用ZedBoard平臺主芯片Zynq-7000APSoC集28nm7系列FPGA與雙核CortexARMA9于一體的異構多核處理器優(yōu)勢，在Zynq的可編程邏輯（PL）端完成載波70MHzQPSK數字信號采集和相干解調、解調后基帶信號在ARM處理器（PS）端采用RTP實時傳輸協(xié)議進行以太網傳輸。論文研究內容主要包括以下幾個方面： 對XilinxZynq平臺的配置與啟動進行研究，在ZedBoard中移植了Linux操作系統(tǒng)，并且建立了對應Linux系統(tǒng)版本的交叉編譯工具鏈，成功的在ZedBoard平臺中移植了RTP協(xié)議實時傳輸所需的jrtplib-3.7.1庫和jthread-1.2.1庫，以及設計了本文的軟硬件協(xié)同設計開發(fā)流程，為本文設計方案的實施作充分的準備。 結合QPSK數字解調的基本原理，設計了基于ZedBoard的QPSK數字解調和以太網傳輸的系統(tǒng)框圖，以及根據解調的實際需要選擇了ADI公司的AD9467FMC子板作為數字信號采集板，設計了采集控制IP核。在MATLAB/Simulink中完成了解調算法的仿真，利用XilinxSystemGeneratorforDSP工具實現(xiàn)算法仿真到VerilogHDL硬件描述語言的轉換，最終將解調算法封裝成Xilinx嵌入式系統(tǒng)EDK工程中的算法IP核，并且將算法IP核和采集控制IP核以及Zynq的ARM處理器相連，編寫相應的驅動程序，搭建了整個設計的硬件平臺。 本文針對載波70MHz帶寬10MHz的QPSK調制信號情況在SystemGenerator中搭建了Costas環(huán)數字解調模型，，詳細的介紹了數控振蕩器（NCO）、環(huán)路濾波器（LF）和低通濾波器的設計及參數設置。設計了Linux系統(tǒng)下RTP實時傳輸流程，編寫了Linux系統(tǒng)下RTP實時傳輸應用程序。最后，完成對Zynq的PS端控制AD子板進行70MHz中頻信號采集的性能測試，和RTP協(xié)議以太網實時傳輸的性能測試，以及分別設置不同的QPSK信號的載波頻率與本地NCO產生信號的頻差進行Costas環(huán)相干解調仿真測試，給出了仿真測試結果。 仿真測試結果表明，本文的設計的基于ZedBoard的QPSK數字解調和以太網傳輸方案的正確性和可行性。
[Abstract]:QPSK modulation and coherent demodulation have many advantages, such as high spectrum efficiency and strong anti-jamming ability. They are important modulation and demodulation methods in the field of modern communication, and are widely used in satellite and mobile communications. Through the research on the principle of QPSK digital demodulation and the development of Xilinx embedded technology, this paper realizes the design of QPSK digital demodulation and Ethernet transmission based on ZedBoard. This design makes full use of the advantage of heterogeneous multi-core processor which integrates 28nm7 series FPGA and dual-core CortexARMA9 on the main chip Zynq-7000APSoC of ZedBoard platform, and completes the acquisition and coherent demodulation of carrier 70MHzQPSK digital signal in the Zynq programmable logic (PL) terminal. The demodulated baseband signal is transmitted by RTP real-time transmission protocol at the (PS) end of the ARM processor. The main contents of this paper are as follows: the configuration and startup of XilinxZynq platform are studied, the Linux operating system is transplanted in ZedBoard, and the cross-compiling tool chain corresponding to the Linux system version is established. The jrtplib-3.7.1 library and jthread-1.2.1 library needed for real-time transmission of RTP protocol are successfully transplanted into ZedBoard platform, and the software / hardware co-design and development flow of this paper is designed, which makes a full preparation for the implementation of the design scheme in this paper. Combined with the basic principle of QPSK digital demodulation, the system block diagram of QPSK digital demodulation and Ethernet transmission based on ZedBoard is designed. According to the actual needs of demodulation, the AD9467FMC sub-board of ADI Company is selected as the digital signal acquisition board. The acquisition control IP core is designed. The demodulation algorithm is simulated in MATLAB/Simulink, and the conversion from algorithm simulation to VerilogHDL hardware description language is realized by using XilinxSystemGeneratorforDSP tool. Finally, the demodulation algorithm is encapsulated into the IP core in the EDK project of Xilinx embedded system. The algorithm IP core is connected with the acquisition control IP core and the ARM processor of Zynq, and the corresponding driver is written, and the hardware platform of the whole design is built. In this paper, the digital demodulation model of Costas loop is built in SystemGenerator for the QPSK modulation signal of carrier 70MHz bandwidth 10MHz. The design and parameter setting of (NCO), loop filter (LF) and low pass filter of numerical controlled oscillator are introduced in detail. The RTP real-time transmission flow under Linux system is designed, and the RTP real-time transmission application program under Linux system is written. Finally, the performance test of 70MHz if signal acquisition and RTP protocol Ethernet real-time transmission is completed for the PS control AD sub-board of Zynq. The carrier frequency of different QPSK signal and the frequency difference of the local NCO signal are set respectively to carry out the simulation test of Costas ring coherent demodulation. The simulation results are given. The simulation results show that the design of QPSK digital demodulation and Ethernet transmission scheme based on ZedBoard is correct and feasible.
【學位授予單位】：杭州電子科技大學
【學位級別】：碩士
【學位授予年份】：2014
【分類號】：TN911.3;TP393.11

【參考文獻】

相關期刊論文 前8條

1 胡建強;張鳳霞;趙杭生;;擴頻通信系統(tǒng)中一種實現(xiàn)數字下變頻器的算法[J];電訊技術;2007年01期

2 楊德勇;許林峰;樊豐;朱維樂;;數字Costas鎖相環(huán)的改進及應用[J];電視技術;2009年S1期

3 張安安;杜勇;韓方景;;全數字Costas環(huán)在FPGA上的設計與實現(xiàn)[J];電子工程師;2006年01期

4 楊樹偉;張冰;胡銳;;基于FPGA與DSP的嵌入式GNSS接收機設計[J];科學技術與工程;2011年27期

5 竺小松;張頌;;一種數字鑒相器的設計[J];電子測試;2007年11期

6 劉麗華;趙宗印;;軟件無線電中的帶通采樣分析[J];無線電工程;2007年01期

7 張睿,李維英,李建東;帶通采樣技術在軟件接收機中的應用[J];西安電子科技大學學報;2000年03期

8 劉艷華;;基于costas環(huán)的QPSK信號解調的研究與實現(xiàn)[J];鹽城工學院學報(自然科學版);2012年01期

本文編號：2243234