路由器SoC系統(tǒng)架構的研究與設計
[Abstract]:As the core equipment of Internet network, routers play a key role in the performance of the whole network system. On the one hand, with the arrival of the era of large data, the current router architecture is difficult to solve the problem of capacity, efficiency, scalability and power consumption that routers are facing. On the other hand, the network is developing rapidly. The security is facing great challenges. It needs to quickly discover network attack behavior in the router and protect the network data security. In view of the two aspects of network transmission efficiency and data security, this paper presents the features of router SoC (System on Chip) architecture, intra chip communication, interconnection structure diagnosis technology and depth packet detection technology. The key technologies, such as pattern matching technology and function verification, are deeply studied, and some new solutions are put forward to provide reference for the performance of the next generation network router and the improvement of data security.
The main research contents and innovative achievements of the paper include:
1. the intra chip communication mechanism of router SoC is deeply studied, and the shortest path algorithm of Mobius cube is proposed. The algorithm can quickly find a shortest path compared with the algorithm proposed by Cull P. On this basis, all the shortest path lookup algorithms between arbitrary source / destination nodes in the Mobius cube are proposed.
2. based on the 0 /1 type -2 dimension Mobius cube, a kind of router SoC interconnection structure layered routing cross interconnection Mesh structure HRCM suitable for hardware implementation, and the hierarchical routing algorithm suitable for the structure HXY., which has good system performance and extensibility, it is easy to realize the distribution of the router in the IP router. Experimental results show that compared with Xmesh and Mesh, HRCM has more advantages in system throughput, packet loss rate and system average delay.
3. a layered double ring router SoC topology with fault tolerance is proposed. In this structure, the link is divided into two groups of ring networks, one of which has a set of ring nets as the standby ring network. A time division and space division multiplexing routing algorithm is designed for the structure, which separates the control and data, removes the data cache and eliminates the link congestion. Simulation results show that this The structure can effectively avoid congestion, deadlock and starvation, and ensure that the bandwidth is fully utilized.
4. a fast conditional diagnosis algorithm for HRCM under the PMC model is proposed. The whole HRCM network is traversed through the breadth first search. In the ergodic process, the nodes in the HRCM are divided into several sets through the diagnosis between adjacent nodes, and then the fault set and no reason are identified by the relationship between the sets and the number of elements in the set. For the obstacle set, the time complexity of the algorithm is O (N2) for the HRCM network of N*N. This algorithm is also effectively extended to the hypercube, which is used to diagnose the router system composed of multiple routers.
5. for network security, a pattern matching algorithm for depth packet detection system is proposed, which is based on distributed storage based regular expression parallel matching algorithm REPMBDS. experiment. It shows that the algorithm can improve at least 5 times more than the existing serial matching algorithm in processing time, and can effectively deal with high speed and large capacity Intern. Et real-time detection of network intrusion.
6. the function simulation and verification platform of router SoC is designed based on NetFPGA development board. The platform is configured dynamically by the software module to realize the function simulation and verification of different router SoC systems. The HRCM router SoC system of 4*4 is designed and simulated. The routing based on the HRCM interconnection structure on the verification platform is carried out. The device SoC is verified, and the deep packet inspection system is embedded into the SoC structure of the router to perform its function and performance verification.
【學位授予單位】:西安電子科技大學
【學位級別】:博士
【學位授予年份】:2014
【分類號】:TP393.05;TN47
【相似文獻】
中國期刊全文數(shù)據(jù)庫 前10條
1 何瑋,劉昭度,楊其校,馬岳峰,王斌;汽車嵌入式SoC系統(tǒng)的應用與發(fā)展[J];電子技術應用;2005年04期
2 熊志輝,李思昆,陳吉華,王海力,邊計年;一種基于層次平臺的SoC系統(tǒng)設計方法[J];電子學報;2004年11期
3 王炎輝,何侖,楊松華;一種基于核設計的SOC測試控制體系結構[J];計算機測量與控制;2005年06期
4 高國紅;付俊輝;呂精巧;;改進量子多目標進化算法用于SOC軟硬件劃分[J];計算機應用研究;2010年10期
5 朱曉虹;;基于量子免疫思想的Soc軟硬件劃分方法[J];廊坊師范學院學報(自然科學版);2010年06期
6 Cadence;SoC系統(tǒng)級設計流程[J];電子與電腦;2004年11期
7 魯慧鋒,韓兵;一種可編程系統(tǒng)芯片(PSOC)的功能以及在電機軟啟動器應用研究[J];微型電腦應用;2003年12期
8 王海峰;;基于ISO標準的磁條卡接口控制器IP的設計[J];現(xiàn)代電子技術;2006年12期
9 洪先龍,經彤,蔡懿慈;電子系統(tǒng)設計的新概念——系統(tǒng)級芯片[J];世界電子元器件;2002年02期
10 蘇舟;SoC系統(tǒng)描述與SystemC[J];電子設計應用;2004年08期
中國重要會議論文全文數(shù)據(jù)庫 前4條
1 趙鵬;熊志輝;李思昆;;YH-PBDE的SoC系統(tǒng)建模與仿真技術研究[A];全國第13屆計算機輔助設計與圖形學(CAD/CG)學術會議論文集[C];2004年
2 鄭繼榮;彭虹;;基于COMIP系統(tǒng)平臺的SoC驗證方法[A];中國通信集成電路技術與應用研討會論文集[C];2004年
3 王大偉;熊志輝;曹亞菲;李思昆;;基于OCP通訊的SoC虛部件級軟硬件協(xié)同建模方法[A];全國第13屆計算機輔助設計與圖形學(CAD/CG)學術會議論文集[C];2004年
4 鮑明;;TMS320C6201信號處理系統(tǒng)的設計[A];中國聲學學會2003年青年學術會議[CYCA'03]論文集[C];2003年
中國重要報紙全文數(shù)據(jù)庫 前10條
1 ;片名:安氏SOC[N];中國計算機報;2005年
2 本報記者 程鴻;張建民臨危受命[N];計算機世界;2003年
3 信息產業(yè)部電子信息產品管理司司長 張琪;蓬勃發(fā)展的中國電子信息產業(yè)[N];中國電子報;2003年
4 本報記者 程鴻;安全飛行的奧秘[N];計算機世界;2000年
5 本報記者 劉水明 黃晴 徐建中;空中木棉更艷麗[N];人民日報;2003年
6 屈曉聲 邵春光;設計與整機結合 應用促創(chuàng)新發(fā)展[N];中國電子報;2003年
7 魏平 張軍;南航海南公司連續(xù)10年安全飛行[N];中國旅游報;2003年
8 賀宏良;我國集成電路產業(yè)發(fā)展初成新格局[N];中國計算機報;2003年
9 本報記者 陳建棟;八千人打造清華信息技術研究院[N];光明日報;2003年
10 本報記者 程鴻;南航SOC正傳[N];計算機世界;2002年
中國博士學位論文全文數(shù)據(jù)庫 前2條
1 張麗果;路由器SoC系統(tǒng)架構的研究與設計[D];西安電子科技大學;2014年
2 周正偉;藍牙基帶IP實現(xiàn)技術研究[D];電子科技大學;2002年
中國碩士學位論文全文數(shù)據(jù)庫 前9條
1 徐諾;模擬IP的設計與SOC系統(tǒng)集成[D];合肥工業(yè)大學;2003年
2 任長寧;基于多目標演化算法的SOC設計空間搜索策略研究[D];哈爾濱工程大學;2004年
3 夏新軍;SoC中支持軟硬件劃分的虛部件庫設計研究[D];國防科學技術大學;2004年
4 何震;基于隨機測試的SoC系統(tǒng)級驗證方法研究[D];武漢大學;2004年
5 高丹;集成天線電子標簽的設計及仿真[D];中國科學院研究生院(上海微系統(tǒng)與信息技術研究所);2004年
6 王奕;嵌入式微處理器整數(shù)部分的設計與實現(xiàn)[D];西北工業(yè)大學;2003年
7 張雪鋒;基于實時內核uC/OS-Ⅱ的應用研究[D];西南交通大學;2004年
8 蔣召宇;CMOS鎖相環(huán)時鐘發(fā)生器的設計與研究[D];合肥工業(yè)大學;2004年
9 王中偉;嵌入式工控機系統(tǒng)分析與設計[D];西北工業(yè)大學;2005年
本文編號:2156665
本文鏈接:http://www.sikaile.net/guanlilunwen/ydhl/2156665.html